Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7f02d687 authored by Thomas Hellstrom's avatar Thomas Hellstrom Committed by Dave Jones
Browse files

[AGPGART] Fix PCI-posting flush typo.



Unfortunately there was a typo in one of the patches I sent,
(The one now committed to the agpgart tree).
It may cause a bus error on i810 type hardware.

Signed-off-by: default avatarThomas Hellstrom <thomas@tungstengraphics.com>
Signed-off-by: default avatarDave Jones <davej@redhat.com>
parent c41e0deb
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -253,7 +253,7 @@ insert:
			mem->memory[i], mem->type),
			intel_i810_private.registers+I810_PTE_BASE+(j*4));
	}
	readl(intel_i810_private.registers+I810_PTE_BASE+(j-1*4));	/* PCI Posting. */
	readl(intel_i810_private.registers+I810_PTE_BASE+((j-1)*4));	/* PCI Posting. */

	agp_bridge->driver->tlb_flush(mem);
	return 0;