Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7b35fa47 authored by Will Deacon's avatar Will Deacon
Browse files

ARM: perf: remove confusing comment from v7 perf events backend 



The comment about measuring TLB misses and refills in the ARMv7 perf
backend makes little sense and refers loosely to raw counters that
should be used instead.

This patch removes the comments to avoid any confusion.

Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent 7665d9d2

arch/arm/kernel/perf_event_v7.c

+0 −10
Original line number Diff line number Diff line
@@ -207,11 +207,6 @@ static const unsigned armv7_a8_perf_cache_map[PERF_COUNT_HW_CACHE_MAX] 
		},

	},

	[C(DTLB)] = {

		/*

		 * Only ITLB misses and DTLB refills are supported.

		 * If users want the DTLB refills misses a raw counter

		 * must be used.

		 */

		[C(OP_READ)] = {

			[C(RESULT_ACCESS)]	= CACHE_OP_UNSUPPORTED,

			[C(RESULT_MISS)]	= ARMV7_PERFCTR_DTLB_REFILL,
@@ -323,11 +318,6 @@ static const unsigned armv7_a9_perf_cache_map[PERF_COUNT_HW_CACHE_MAX] 
		},

	},

	[C(DTLB)] = {

		/*

		 * Only ITLB misses and DTLB refills are supported.

		 * If users want the DTLB refills misses a raw counter

		 * must be used.

		 */

		[C(OP_READ)] = {

			[C(RESULT_ACCESS)]	= CACHE_OP_UNSUPPORTED,

			[C(RESULT_MISS)]	= ARMV7_PERFCTR_DTLB_REFILL,