Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7a834196 authored by Chris Dearman's avatar Chris Dearman Committed by Ralf Baechle
Browse files

[MIPS] 24K LV: Add core card id. 


    
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 2a2c3e45

arch/mips/mips-boards/generic/init.c

+1 −0
Original line number Diff line number Diff line
@@ -337,6 +337,7 @@ void __init prom_init(void) 
	case MIPS_REVISION_CORID_CORE_MSC:

	case MIPS_REVISION_CORID_CORE_FPGA2:

	case MIPS_REVISION_CORID_CORE_FPGA3:

	case MIPS_REVISION_CORID_CORE_24K:

	case MIPS_REVISION_CORID_CORE_EMUL_MSC:

		_pcictrl_msc = (unsigned long)ioremap(MIPS_MSC01_PCI_REG_BASE, 0x2000);

arch/mips/mips-boards/generic/pci.c

+1 −0
Original line number Diff line number Diff line
@@ -198,6 +198,7 @@ void __init mips_pcibios_init(void) 
	case MIPS_REVISION_CORID_CORE_MSC:

	case MIPS_REVISION_CORID_CORE_FPGA2:

	case MIPS_REVISION_CORID_CORE_FPGA3:

	case MIPS_REVISION_CORID_CORE_24K:

	case MIPS_REVISION_CORID_CORE_EMUL_MSC:

		/* Set up resource ranges from the controller's registers.  */

		MSC_READ(MSC01_PCI_SC2PMBASL, start);

arch/mips/mips-boards/malta/malta_int.c

+3 −0
Original line number Diff line number Diff line
@@ -57,6 +57,7 @@ static inline int mips_pcibios_iack(void) 
	case MIPS_REVISION_CORID_CORE_MSC:

	case MIPS_REVISION_CORID_CORE_FPGA2:

	case MIPS_REVISION_CORID_CORE_FPGA3:

	case MIPS_REVISION_CORID_CORE_24K:

	case MIPS_REVISION_CORID_CORE_EMUL_MSC:

	        MSC_READ(MSC01_PCI_IACK, irq);

		irq &= 0xff;
@@ -143,6 +144,7 @@ void corehi_irqdispatch(struct pt_regs *regs) 
        case MIPS_REVISION_CORID_CORE_MSC:

        case MIPS_REVISION_CORID_CORE_FPGA2:

        case MIPS_REVISION_CORID_CORE_FPGA3:

        case MIPS_REVISION_CORID_CORE_24K:

        case MIPS_REVISION_CORID_CORE_EMUL_MSC:

                ll_msc_irq(regs);

                break;
@@ -309,6 +311,7 @@ void __init arch_init_irq(void) 
        case MIPS_REVISION_CORID_CORE_MSC:

        case MIPS_REVISION_CORID_CORE_FPGA2:

        case MIPS_REVISION_CORID_CORE_FPGA3:

        case MIPS_REVISION_CORID_CORE_24K:

        case MIPS_REVISION_CORID_CORE_EMUL_MSC:

		if (cpu_has_veic)

			init_msc_irqs (MSC01E_INT_BASE, msc_eicirqmap, msc_nr_eicirqs);

include/asm-mips/mips-boards/generic.h

+1 −0
Original line number Diff line number Diff line
@@ -67,6 +67,7 @@ 
#define MIPS_REVISION_CORID_CORE_FPGA2     7

#define MIPS_REVISION_CORID_CORE_FPGAR2    8

#define MIPS_REVISION_CORID_CORE_FPGA3     9

#define MIPS_REVISION_CORID_CORE_24K       10



/**** Artificial corid defines ****/

/*