Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 78af4735 authored by Wei Shuai's avatar Wei Shuai Committed by Ben Dooks
Browse files

[ARM] S3C2443: Fix the S3C2443 clock register definitions



Fix the S3C2443 clock register definitions for selecting the EPLL
reference clock described by S3C2443_CLKSRC_EPLLREF.

Signed-off-by: default avatarWei Shuai <cpuwolf@gmail.com>
[ben-linux@fluff.org: minor description fixes]
Signed-off-by: default avatarBen Dooks <ben-linux@fluff.org>
parent df9f17e2
Loading
Loading
Loading
Loading
+5 −5
Original line number Diff line number Diff line
@@ -48,11 +48,11 @@
#define S3C2443_CLKSRC_I2S_EPLLREF3	(3<<14)
#define S3C2443_CLKSRC_I2S_MASK		(3<<14)

#define S3C2443_CLKSRC_EPLLREF_XTAL	(2<<8)
#define S3C2443_CLKSRC_EPLLREF_EXTCLK	(3<<8)
#define S3C2443_CLKSRC_EPLLREF_MPLLREF	(0<<8)
#define S3C2443_CLKSRC_EPLLREF_MPLLREF2	(1<<8)
#define S3C2443_CLKSRC_EPLLREF_MASK	(3<<8)
#define S3C2443_CLKSRC_EPLLREF_XTAL	(2<<7)
#define S3C2443_CLKSRC_EPLLREF_EXTCLK	(3<<7)
#define S3C2443_CLKSRC_EPLLREF_MPLLREF	(0<<7)
#define S3C2443_CLKSRC_EPLLREF_MPLLREF2	(1<<7)
#define S3C2443_CLKSRC_EPLLREF_MASK	(3<<7)

#define S3C2443_CLKSRC_ESYSCLK_EPLL	(1<<6)
#define S3C2443_CLKSRC_MSYSCLK_MPLL	(1<<4)