Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5a49db67 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: add sdhc2 slot support to msmcobalt"

parents 48e5747c c42e9f78

arch/arm/boot/dts/qcom/msmcobalt-rumi.dtsi

+16 −0
Original line number Diff line number Diff line
@@ -23,3 +23,19 @@ 
&ufs1 {

	status = "ok";

};



&sdhc_2 {

	vdd-supply = <&pmcobalt_l21>;

	qcom,vdd-voltage-level = <2950000 2960000>;

	qcom,vdd-current-level = <200 800000>;



	vdd-io-supply = <&pmcobalt_l13>;

	qcom,vdd-io-voltage-level = <1800000 2950000>;

	qcom,vdd-io-current-level = <200 22000>;



	qcom,clk-rates = <400000 20000000 25000000

				50000000 100000000 200000000>;

	qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";



	status = "ok";

};

arch/arm/boot/dts/qcom/msmcobalt.dtsi

+36 −0
Original line number Diff line number Diff line
@@ -21,6 +21,7 @@ 


	aliases {

		serial0 = &uartblsp2dm1;

		sdhc2 = &sdhc_2; /* SDC2 SD card slot */

	};



	cpus {
@@ -508,6 +509,41 @@ 
		qcom,fragmented-data;

	};



	sdhc_2: sdhci@c0a4900 {

		compatible = "qcom,sdhci-msm";

		reg = <0xc0a4900 0x314>, <0xc0a4000 0x800>;

		reg-names = "hc_mem", "core_mem";



		interrupts = <0 125 0>, <0 221 0>;

		interrupt-names = "hc_irq", "pwr_irq";



		clock-names = "iface_clk", "core_clk";

		clocks = <&clock_gcc clk_gcc_sdcc2_ahb_clk>,

			 <&clock_gcc clk_gcc_sdcc2_apps_clk>;



		qcom,large-address-bus;

		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <701>;



		qcom,devfreq,freq-table = <52000000 200000000>;



		qcom,msm-bus,name = "sdhc2";

		qcom,msm-bus,num-cases = <8>;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */

				<81 512 1600 3200>,    /* 400 KB/s*/

				<81 512 80000 160000>, /* 20 MB/s */

				<81 512 100000 200000>, /* 25 MB/s */

				<81 512 200000 400000>, /* 50 MB/s */

				<81 512 400000 800000>, /* 100 MB/s */

				<81 512 800000 800000>, /* 200 MB/s */

				<81 512 2048000 4096000>; /* Max. bandwidth */

		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000

						100000000 200000000 4294967295>;



		status = "disabled";

	};



	ufsphy1: ufsphy@1da7000 {

		compatible = "qcom,ufs-phy-qmp-v3";

		reg = <0x1da7000 0xda8>;