Loading
MIPS: mark R4K clockevent device with CLOCK_EVT_FEAT_C3STOP
When a core enters a clock off or power down state its CP0 counter will
be stopped along with it.
Signed-off-by:
Paul Burton <paul.burton@imgtec.com>
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
When a core enters a clock off or power down state its CP0 counter will
be stopped along with it.
Signed-off-by:
Paul Burton <paul.burton@imgtec.com>