Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 51932501 authored by Kyungmin Park's avatar Kyungmin Park Committed by Linus Torvalds
Browse files

sdhci: add no hi-speed bit quirk support 



Some SDHCI controllers like s5pc110 don't have an HISPD bit in the HOSTCTL
register.

Signed-off-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Cc: <linux-mmc@vger.kernel.org>
Signed-off-by: default avatarAndrew Morton <akpm@linux-foundation.org>
Signed-off-by: default avatarLinus Torvalds <torvalds@linux-foundation.org>
parent 930a6f70

drivers/mmc/host/sdhci.c

+2 −1
Original line number Diff line number Diff line
@@ -1180,7 +1180,8 @@ static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) 
	else

		ctrl &= ~SDHCI_CTRL_4BITBUS;



	if (ios->timing == MMC_TIMING_SD_HS)

	if (ios->timing == MMC_TIMING_SD_HS &&

	    !(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT))

		ctrl |= SDHCI_CTRL_HISPD;

	else

		ctrl &= ~SDHCI_CTRL_HISPD;

drivers/mmc/host/sdhci.h

+2 −0
Original line number Diff line number Diff line
@@ -245,6 +245,8 @@ struct sdhci_host { 
#define SDHCI_QUIRK_MISSING_CAPS			(1<<27)

/* Controller uses Auto CMD12 command to stop the transfer */

#define SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12		(1<<28)

/* Controller doesn't have HISPD bit field in HI-SPEED SD card */

#define SDHCI_QUIRK_NO_HISPD_BIT			(1<<29)



	int			irq;		/* Device IRQ */

	void __iomem *		ioaddr;		/* Mapped address */