Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 48802925 authored by Mateusz Krawczuk's avatar Mateusz Krawczuk Committed by Linus Walleij
Browse files

pinctrl: Correct number of pins for s5pv210 



Values of pins in table s5pv210 bank are incorrect. This patch correct values.

Signed-off-by: default avatarMateusz Krawczuk <m.krawczuk@partner.samsung.com>
Signed-off-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Acked-by: default avatarTomasz Figa <t.figa@samsung.com>
Acked-by: default avatarKukjin Kim <kgene.kim@samsung.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 81d36c4f

drivers/pinctrl/pinctrl-exynos.c

+6 −6
Original line number Diff line number Diff line
@@ -663,18 +663,18 @@ static void exynos_pinctrl_resume(struct samsung_pinctrl_drv_data *drvdata) 
/* pin banks of s5pv210 pin-controller */

static struct samsung_pin_bank s5pv210_pin_bank[] = {

	EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),

	EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),

	EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpa1", 0x04),

	EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),

	EXYNOS_PIN_BANK_EINTG(5, 0x060, "gpc0", 0x0c),

	EXYNOS_PIN_BANK_EINTG(5, 0x080, "gpc1", 0x10),

	EXYNOS_PIN_BANK_EINTG(4, 0x0a0, "gpd0", 0x14),

	EXYNOS_PIN_BANK_EINTG(4, 0x0c0, "gpd1", 0x18),

	EXYNOS_PIN_BANK_EINTG(5, 0x0e0, "gpe0", 0x1c),

	EXYNOS_PIN_BANK_EINTG(8, 0x100, "gpe1", 0x20),

	EXYNOS_PIN_BANK_EINTG(6, 0x120, "gpf0", 0x24),

	EXYNOS_PIN_BANK_EINTG(6, 0x0c0, "gpd1", 0x18),

	EXYNOS_PIN_BANK_EINTG(8, 0x0e0, "gpe0", 0x1c),

	EXYNOS_PIN_BANK_EINTG(5, 0x100, "gpe1", 0x20),

	EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpf0", 0x24),

	EXYNOS_PIN_BANK_EINTG(8, 0x140, "gpf1", 0x28),

	EXYNOS_PIN_BANK_EINTG(8, 0x160, "gpf2", 0x2c),

	EXYNOS_PIN_BANK_EINTG(8, 0x180, "gpf3", 0x30),

	EXYNOS_PIN_BANK_EINTG(6, 0x180, "gpf3", 0x30),

	EXYNOS_PIN_BANK_EINTG(7, 0x1a0, "gpg0", 0x34),

	EXYNOS_PIN_BANK_EINTG(7, 0x1c0, "gpg1", 0x38),

	EXYNOS_PIN_BANK_EINTG(7, 0x1e0, "gpg2", 0x3c),