Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 40cb56cd authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add PCIe support for SDX hedgehog"

parents 510aaad0 63c2efaa
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -358,11 +358,11 @@
		pcie0 {
			pcie0_clkreq_default: pcie0_clkreq_default {
				mux {
					pins = "gpio64";
					pins = "gpio60";
					function = "pcie_clkreq";
				};
				config {
					pins = "gpio64";
					pins = "gpio60";
					drive-strength = <2>;
					bias-pull-up;
				};
@@ -370,11 +370,11 @@

			pcie0_perst_default: pcie0_perst_default {
				mux {
					pins = "gpio60";
					pins = "gpio61";
					function = "gpio";
				};
				config {
					pins = "gpio60";
					pins = "gpio61";
					drive-strength = <2>;
					bias-pull-down;
				};
@@ -382,11 +382,11 @@

			pcie0_wake_default: pcie0_wake_default {
				mux {
					pins = "gpio61";
					pins = "gpio58";
					function = "gpio";
				};
				config {
					pins = "gpio61";
					pins = "gpio58";
					drive-strength = <2>;
					bias-disable;
				};
+93 −0
Original line number Diff line number Diff line
@@ -68,3 +68,96 @@
};

#include "sdxhedgehog-bus.dtsi"

&pcie0 {
	qcom,phy-sequence = <0x804 0x01 0x00
				0x034 0x14 0x00
				0x138 0x30 0x00
				0x048 0x07 0x00
				0x15c 0x06 0x00
				0x090 0x01 0x00
				0x088 0x20 0x00
				0x0f0 0x00 0x00
				0x0f8 0x01 0x00
				0x0f4 0xc9 0x00
				0x11c 0xff 0x00
				0x120 0x3f 0x00
				0x164 0x01 0x00
				0x154 0x00 0x00
				0x148 0x0a 0x00
				0x0b0 0x82 0x00
				0x0c0 0x02 0x00
				0x0bc 0xea 0x00
				0x0b8 0xab 0x00
				0x0a0 0x00 0x00
				0x09c 0x0d 0x00
				0x098 0x04 0x00
				0x13c 0x00 0x00
				0x060 0x08 0x00
				0x068 0x16 0x00
				0x070 0x34 0x00
				0x15c 0x16 0x00
				0x138 0x33 0x00
				0x03c 0x02 0x00
				0x040 0x07 0x00
				0x080 0x04 0x00
				0x0dc 0x00 0x00
				0x0d8 0x3f 0x00
				0x00c 0x09 0x00
				0x05c 0x19 0x00
				0x038 0x10 0x00
				0x010 0x01 0x00
				0x01c 0x40 0x00
				0x020 0x01 0x00
				0x014 0x02 0x00
				0x018 0x00 0x00
				0x024 0x7e 0x00
				0x028 0x15 0x00
				0x244 0x02 0x00
				0x2a4 0x12 0x00
				0x260 0x10 0x00
				0x28c 0x06 0x00
				0x504 0x03 0x00
				0x500 0x1c 0x00
				0x50c 0x14 0x00
				0x4d4 0x0e 0x00
				0x4d8 0x04 0x00
				0x4dc 0x1a 0x00
				0x434 0x4b 0x00
				0x414 0x04 0x00
				0x40c 0x04 0x00
				0x4f8 0x71 0x00
				0x564 0x59 0x00
				0x568 0x59 0x00
				0x4fc 0x80 0x00
				0x51c 0x40 0x00
				0x444 0xf1 0x00
				0x43c 0x40 0x00
				0x8c8 0x83 0x00
				0x8cc 0x09 0x00
				0x8d0 0xa2 0x00
				0x8d4 0x40 0x00
				0x8c4 0x01 0x00
				0x854 0x04 0x00
				0x804 0x03 0x00
				0x62c 0x52 0x00
				0x654 0x50 0x00
				0x65c 0x1a 0x00
				0x660 0x06 0x00
				0x9ac 0x00 0x00
				0x8a0 0x01 0x00
				0x9e0 0x00 0x00
				0x9dc 0x01 0x00
				0x9a8 0x00 0x00
				0x8a4 0x01 0x00
				0x8a8 0x73 0x00
				0x9d8 0xaa 0x00
				0xa0c 0x0d 0x00
				0x800 0x00 0x00
				0x808 0x03 0x00>;

	perst-gpio = <&tlmm_pinmux 61 0>;
	wake-gpio = <&tlmm_pinmux 58 0>;

	qcom,pcie-phy-ver = <0x21>;
};