Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 40926732 authored by Maulik Shah's avatar Maulik Shah
Browse files

ARM: dts: msm: Update spm, lpm, rpm stats and pm nodes for mdm9640 



Update spm node as per 3.18 format and enable lpm node.
Correct rpm master stats address and remove rbcpr stats node.
Remove unused clks from PM node and add flag to indicate l2 cache
flush in TZ.

Change-Id: Ib8684f1dbe4358a930ef5966454c094dff498d74
Signed-off-by: default avatarMaulik Shah <mkshah@codeaurora.org>
parent 5320b895

arch/arm/boot/dts/qcom/mdm9640-pm.dtsi

+35 −25
Original line number Diff line number Diff line
@@ -18,20 +18,37 @@ 
		#address-cells = <1>;

		#size-cells = <1>;

		reg = <0xb009000 0x1000>;

		qcom,name = "core0";

		qcom,core-id = <0>;

		qcom,name = "cpu0";

		qcom,cpu = <&CPU0>;

		qcom,supports-rpm-hs;

		qcom,saw2-ver-reg = <0xfd0>;

		qcom,saw2-cfg = <0x101>;

		qcom,saw2-spm-dly= <0x401004>;

		qcom,saw2-spm-ctl = <0x1>;

		qcom,cpu-vctl-mask = <0x1>;

		qcom,saw2-spm-cmd-wfi = [04 03 04 0f];

		qcom,saw2-spm-cmd-pc = [1f 34 44 14 24 54 03 54 44 14 24 3e 0f];

		qcom,mode0 {

			qcom,label = "qcom,saw2-spm-cmd-wfi";

			qcom,sequence = [04 03 04 0f];

			qcom,spm_en;

		};

		qcom,mode1 {

			qcom,label = "qcom,saw2-spm-cmd-spc";

			qcom,sequence = [1f 34 44 14 24 54 03

				54 44 14 24 3e 0f];

			qcom,spm_en;

			qcom,pc_mode;

		};

		qcom,mode2 {

			qcom,label = "qcom,saw2-spm-cmd-pc";

			qcom,sequence = [1f 34 44 14 24 54 03

				54 44 14 24 3e 0f];

			qcom,spm_en;

			qcom,pc_mode;

			qcom,slp_cmd_mode;

		};

	};



	qcom,lpm-levels {

		status = "disabled";

		compatible = "qcom,lpm-levels";

		#address-cells = <1>;

		#size-cells = <0>;
@@ -66,8 +83,8 @@ 
				reg = <2>;

				label = "l2-pc";

				qcom,latency-us = <30000>;

				qcom,ss-power = <5000>;

				qcom,energy-overhead = <60350000>;

				qcom,ss-power = <4999>;

				qcom,energy-overhead = <60351000>;

				qcom,time-overhead = <7300>;

				qcom,min-child-idx = <2>;

				qcom,notify-rpm;
@@ -94,6 +111,8 @@ 
					qcom,ss-power = <5000>;

					qcom,energy-overhead = <60100000>;

					qcom,time-overhead = <3000>;

					qcom,use-broadcast-timer;

					qcom,is-reset;

					qcom,reset-level = <LPM_RESET_LVL_PC>;

				};
@@ -101,9 +120,11 @@ 
					reg = <2>;

					qcom,spm-cpu-mode = "pc";

					qcom,latency-us = <30000>;

					qcom,ss-power = <5000>;

					qcom,energy-overhead = <60350000>;

					qcom,ss-power = <4999>;

					qcom,energy-overhead = <60351000>;

					qcom,time-overhead = <7300>;

					qcom,use-broadcast-timer;

					qcom,is-reset;

					qcom,reset-level = <LPM_RESET_LVL_PC>;

				};

			};
@@ -230,14 +251,11 @@ 
	qcom,pm@8600664 {

		compatible = "qcom,pm";

		reg = <0x8600664 0x40>;

		clocks = <&clock_cpu  clk_a7ssmux>,

                         <&clock_cpu  clk_a7ssmux>,

                         <&clock_cpu  clk_a7ssmux>,

                         <&clock_cpu  clk_a7ssmux>;

                clock-names = "cpu0_clk", "cpu1_clk",

			"cpu2_clk", "cpu3_clk";

		clocks = <&clock_cpu  clk_a7ssmux>;

		clock-names = "cpu0_clk";

		qcom,use-sync-timer;

		qcom,synced-clocks;

		qcom,tz-flushes-cache;

	};



	qcom,rpm-log@2a1c00 {
@@ -258,17 +276,9 @@ 
		qcom,sleep-stats-version = <2>;

	};



	qcom,rpm-rbcpr-stats@200000 {

		compatible = "qcom,rpmrbcpr-stats";

		status="disabled";

		reg = <0x200000 0x1a0000>;

		qcom,start-offset = <0x190010>;

	};



	qcom,rpm-master-stats@fc428150 {

		status = "disabled";

	qcom,rpm-master-stats@60150 {

		compatible = "qcom,rpm-master-stats";

		reg = <0xfc428150 0x3200>;

		reg = <0x60150 0x2030>;

		qcom,masters = "APSS", "MPSS", "LPSS";

		qcom,master-stats-version = <2>;

		qcom,master-offset = <2560>;