Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4087524f authored by David Woodhouse's avatar David Woodhouse
Browse files

spectra: Clean up emulation vs. hardware backend support 



Only build the parts which are actually needed, and turn the DMA support
(which is currently hard-coded off) into a config option (still forced off).

Signed-off-by: default avatarDavid Woodhouse <David.Woodhouse@intel.com>
parent 90d59828

drivers/block/spectra/Kconfig

+6 −0
Original line number Diff line number Diff line
@@ -25,3 +25,9 @@ config MRST_NAND_EMU 


endchoice



config MRST_NAND_HW_DMA

       bool

       default n

       depends on MRST_NAND_HW

       help

         Use DMA for native hardware interface.

drivers/block/spectra/Makefile

+4 −1
Original line number Diff line number Diff line
@@ -3,5 +3,8 @@ 
#



obj-$(CONFIG_MRST_NAND) += spectra.o

spectra-objs := ffsport.o flash.o lld.o lld_emu.o lld_nand.o lld_cdma.o

spectra-y := ffsport.o flash.o lld.o

spectra-$(CONFIG_MRST_NAND_HW) += lld_nand.o 

spectra-$(CONFIG_MRST_NAND_HW_DMA) += lld_cdma.o

spectra-$(CONFIG_MRST_NAND_EMU) += lld_emu.o

drivers/block/spectra/lld.c

+2 −0
Original line number Diff line number Diff line
@@ -199,6 +199,7 @@ u16 GLOB_LLD_Get_Bad_Block(u32 block) 
	return  NAND_Get_Bad_Block(block);

}



#if CMD_DMA

u16 GLOB_LLD_Event_Status(void)

{

	return CDMA_Event_Status();
@@ -251,6 +252,7 @@ u16 GLOB_LLD_Read_Page_Main_Spare_cdma(u8 *data, 
			LLD_CMD_FLAG_MODE_CDMA);

}



#endif /* CMD_DMA */

#endif /* FLASH_NAND */



/*&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&*/

drivers/block/spectra/spectraswconfig.h

+1 −1
Original line number Diff line number Diff line
@@ -47,7 +47,7 @@ 
/***** Product Feature Support *****/

#define FLASH_EMU               defined(CONFIG_MRST_NAND_EMU)

#define FLASH_NAND              defined(CONFIG_MRST_NAND_HW)

#define CMD_DMA                   0

#define CMD_DMA                 defined(CONFIG_MRST_NAND_HW_DMA)



#define SPECTRA_PARTITION_ID    0