Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4076aec9 authored by Manaf Meethalavalappu Pallikunhi's avatar Manaf Meethalavalappu Pallikunhi
Browse files

ARM: dts: msm: Add thermal properties to msmtitanium devicetree 



Add thermal properties to enable kernel thermal monitoring
and mitigations like hotplug, frequency mitigation,
thermal reset, vdd restriction, etc. for msmtitanium.
Add mitigation profiles for each physical CPU which has information
like sensor to monitor and various mitigation types to enable
including boot frequency mitigation, emergency hotplug mitigation
and emergency frequency mitigation for msmtitanium.

Change-Id: Ib6ee83d632df6add919910e0d74a65968ad7dbb4
Signed-off-by: default avatarManaf Meethalavalappu Pallikunhi <manafm@codeaurora.org>
parent 368a07ab

arch/arm/boot/dts/qcom/msmtitanium-cpu.dtsi

+8 −0
Original line number Diff line number Diff line
@@ -53,6 +53,7 @@ 
			reg = <0x0>;

			enable-method = "qcom,titanium-arm-cortex-acc";

			qcom,acc = <&acc0>;

			qcom,limits-info = <&mitigation_profile0>;

			next-level-cache = <&L2_0>;

			L2_0: l2-cache {

			      compatible = "arm,arch-cache";
@@ -67,6 +68,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x1>;

			qcom,acc = <&acc1>;

			qcom,limits-info = <&mitigation_profile1>;

			next-level-cache = <&L2_0>;

		};
@@ -76,6 +78,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x2>;

			qcom,acc = <&acc2>;

			qcom,limits-info = <&mitigation_profile2>;

			next-level-cache = <&L2_0>;

		};
@@ -85,6 +88,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x3>;

			qcom,acc = <&acc3>;

			qcom,limits-info = <&mitigation_profile3>;

			next-level-cache = <&L2_0>;

		};
@@ -94,6 +98,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x100>;

			qcom,acc = <&acc4>;

			qcom,limits-info = <&mitigation_profile4>;

			next-level-cache = <&L2_1>;

			L2_1: l2-cache {

			      compatible = "arm,arch-cache";
@@ -108,6 +113,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x101>;

			qcom,acc = <&acc5>;

			qcom,limits-info = <&mitigation_profile5>;

			next-level-cache = <&L2_1>;

		};
@@ -117,6 +123,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x102>;

			qcom,acc = <&acc6>;

			qcom,limits-info = <&mitigation_profile6>;

			next-level-cache = <&L2_1>;

		};
@@ -126,6 +133,7 @@ 
			enable-method = "qcom,titanium-arm-cortex-acc";

			reg = <0x103>;

			qcom,acc = <&acc7>;

			qcom,limits-info = <&mitigation_profile7>;

			next-level-cache = <&L2_1>;

		};

	};

arch/arm/boot/dts/qcom/msmtitanium.dtsi

+99 −0
Original line number Diff line number Diff line
@@ -355,6 +355,105 @@ 
		};

	};



	mitigation_profile0: qcom,limit_info-0 {

		qcom,temperature-sensor = <&sensor_information9>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile1: qcom,limit_info-1 {

		qcom,temperature-sensor = <&sensor_information10>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile2: qcom,limit_info-2 {

		qcom,temperature-sensor = <&sensor_information11>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile3: qcom,limit_info-3 {

		qcom,temperature-sensor = <&sensor_information12>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile4: qcom,limit_info-4 {

		qcom,temperature-sensor = <&sensor_information4>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile5: qcom,limit_info-5 {

		qcom,temperature-sensor = <&sensor_information5>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile6: qcom,limit_info-6 {

		qcom,temperature-sensor = <&sensor_information6>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile7: qcom,limit_info-7 {

		qcom,temperature-sensor = <&sensor_information7>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	qcom,msm-thermal {

		compatible = "qcom,msm-thermal";

		qcom,sensor-id = <9>;

		qcom,poll-ms = <250>;

		qcom,limit-temp = <60>;

		qcom,temp-hysteresis = <10>;

		qcom,freq-step = <2>;

		qcom,core-limit-temp = <80>;

		qcom,core-temp-hysteresis = <10>;

		qcom,hotplug-temp = <105>;

		qcom,hotplug-temp-hysteresis = <15>;

		qcom,freq-mitigation-temp = <105>;

		qcom,freq-mitigation-temp-hysteresis = <15>;

		qcom,freq-mitigation-value = <800000>;

		qcom,therm-reset-temp = <115>;

		qcom,online-hotplug-core;

		qcom,synchronous-cluster-id = <0 1>;

		qcom,synchronous-cluster-map = <0 4 &CPU0 &CPU1 &CPU2 &CPU3>,

						<1 4 &CPU4 &CPU5 &CPU6 &CPU7>;

		qcom,disable-cx-phase-ctrl;

		qcom,disable-gfx-phase-ctrl;

		qcom,disable-vdd-mx;

		qcom,disable-psm;

		qcom,disable-ocr;

		qcom,vdd-restriction-temp = <5>;

		qcom,vdd-restriction-temp-hysteresis = <10>;

		vdd-dig-supply = <&pmtitanium_s2_floor_level>;



		qcom,vdd-dig-rstr {

			qcom,vdd-rstr-reg = "vdd-dig";

			qcom,levels = <RPM_SMD_REGULATOR_LEVEL_NOM

					RPM_SMD_REGULATOR_LEVEL_BINNING

					RPM_SMD_REGULATOR_LEVEL_BINNING>;

			qcom,min-level = <RPM_SMD_REGULATOR_LEVEL_NONE>;

		};



		msm_thermal_freq: qcom,vdd-apps-rstr {

			qcom,vdd-rstr-reg = "vdd-apps";

			qcom,levels = <900000>;

			qcom,freq-req;

		};

	};



	blsp1_uart2: serial@78b0000 {

		compatible = "qcom,msm-lsuart-v14";

		reg = <0x78b0000 0x200>;