Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 35de6749 authored by Greg Ungerer's avatar Greg Ungerer
Browse files

m68k: fix some atomic operation asm address modes for ColdFire



The ColdFire processors have a much more limited set of addressing modes
that can be used for most instructions. A number of the atomic operations
have already been fixed to limit the addressing modes used with add and
sub instructions when building for ColdFire. But we missed a few.
Fix the remaining atomic operations to be clean for ColdFire processors.

Signed-off-by: default avatarGreg Ungerer <gerg@uclinux.org>
parent f3c23a28
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -169,18 +169,18 @@ static inline int atomic_add_negative(int i, atomic_t *v)
	char c;
	__asm__ __volatile__("addl %2,%1; smi %0"
			     : "=d" (c), "+m" (*v)
			     : "id" (i));
			     : ASM_DI (i));
	return c != 0;
}

static inline void atomic_clear_mask(unsigned long mask, unsigned long *v)
{
	__asm__ __volatile__("andl %1,%0" : "+m" (*v) : "id" (~(mask)));
	__asm__ __volatile__("andl %1,%0" : "+m" (*v) : ASM_DI (~(mask)));
}

static inline void atomic_set_mask(unsigned long mask, unsigned long *v)
{
	__asm__ __volatile__("orl %1,%0" : "+m" (*v) : "id" (mask));
	__asm__ __volatile__("orl %1,%0" : "+m" (*v) : ASM_DI (mask));
}

static __inline__ int atomic_add_unless(atomic_t *v, int a, int u)