Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 333e6154 authored by Roland Dreier's avatar Roland Dreier Committed by Paul Mackerras
Browse files

[POWERPC] Add cputable entry for PowerPC 440SPe Rev. B 



When adding the cputable entry for 440SPe Rev. B, we also need to
adjust the existing entries for 440SP Rev. A and 440SPe Rev. B so that
they look more bits of the PVR.  The 440SPe Rev. B has PVR 53421891,
which would match the current 440SP Rev. A pattern of 53xxx891.  To
distinguish between 440SP and 440SPe, we need to use the first three
digits of the PVR, which are respectively 532 and 534.

Signed-off-by: default avatarRoland Dreier <rolandd@cisco.com>
Signed-off-by: default avatarPaul Mackerras <paulus@samba.org>
parent 57cc705f

arch/powerpc/kernel/cputable.c

+15 −5
Original line number Diff line number Diff line
@@ -1178,8 +1178,8 @@ static struct cpu_spec cpu_specs[] = { 
		.platform		= "ppc440",

	},

	{ /* 440SP Rev. A */

		.pvr_mask		= 0xff000fff,

		.pvr_value		= 0x53000891,

		.pvr_mask		= 0xfff00fff,

		.pvr_value		= 0x53200891,

		.cpu_name		= "440SP Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,
@@ -1188,8 +1188,8 @@ static struct cpu_spec cpu_specs[] = { 
		.platform		= "ppc440",

	},

	{ /* 440SPe Rev. A */

		.pvr_mask		= 0xff000fff,

		.pvr_value		= 0x53000890,

		.pvr_mask               = 0xfff00fff,

		.pvr_value              = 0x53400890,

		.cpu_name               = "440SPe Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features      = COMMON_USER_BOOKE,
@@ -1197,6 +1197,16 @@ static struct cpu_spec cpu_specs[] = { 
		.dcache_bsize           = 32,

		.platform               = "ppc440",

	},

	{ /* 440SPe Rev. B */

		.pvr_mask		= 0xfff00fff,

		.pvr_value		= 0x53400891,

		.cpu_name		= "440SPe Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.platform		= "ppc440",

	},

#endif /* CONFIG_44x */

#ifdef CONFIG_FSL_BOOKE

	{	/* e200z5 */