Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 32b1216d authored by Andrew Victor's avatar Andrew Victor Committed by Russell King
Browse files

[ARM] 4913/1: [AT91] PMC_MDIV definitions 



The allowed values for the MDIV field (Master Clock Division) in the
PMC controller differ between the AT91RM9200 and AT91SAM9/CAP9.
To remove possible confusion, change the definitions to be more explicit.

Also define the Processor Clock Division bits.

Signed-off-by: default avatarAndrew Victor <linux@maxim.org.za>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent c21098ea

include/asm-arm/arch-at91/at91_pmc.h

+11 −4
Original line number Diff line number Diff line
@@ -76,10 +76,17 @@ 
#define			AT91_PMC_PRES_32		(5 << 2)

#define			AT91_PMC_PRES_64		(6 << 2)

#define		AT91_PMC_MDIV		(3 <<  8)		/* Master Clock Division */

#define			AT91_PMC_MDIV_1			(0 << 8)

#define			AT91_PMC_MDIV_2			(1 << 8)

#define			AT91_PMC_MDIV_3			(2 << 8)

#define			AT91_PMC_MDIV_4			(3 << 8)

#define			AT91RM9200_PMC_MDIV_1		(0 << 8)	/* [AT91RM9200 only] */

#define			AT91RM9200_PMC_MDIV_2		(1 << 8)

#define			AT91RM9200_PMC_MDIV_3		(2 << 8)

#define			AT91RM9200_PMC_MDIV_4		(3 << 8)

#define			AT91SAM9_PMC_MDIV_1		(0 << 8)	/* [SAM9,CAP9 only] */

#define			AT91SAM9_PMC_MDIV_2		(1 << 8)

#define			AT91SAM9_PMC_MDIV_4		(2 << 8)

#define			AT91SAM9_PMC_MDIV_6		(3 << 8)

#define		AT91_PMC_PDIV		(1 << 12)		/* Processor Clock Division [some SAM9 only] */

#define			AT91_PMC_PDIV_1			(0 << 12)

#define			AT91_PMC_PDIV_2			(1 << 12)



#define	AT91_PMC_PCKR(n)	(AT91_PMC + 0x40 + ((n) * 4))	/* Programmable Clock 0-3 Registers */