Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2c405689 authored Mar 02, 2014 by Alexander Shiyan Committed by Shawn Guo Apr 30, 2014

ARM: dts: imx27-phytec-phycore-som: Enable SSI1



This patch adds pin group for Synchronous Serial Interface 1 (SSI1)
for PCM-038 module and enables this interface. This change do nothing
at the current stage but helps to continue develop sound support.

Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>

parent e8e8d621

arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi

+16 −0

Original line number	Original line	Diff line number	Diff line
	@@ -251,6 +251,15 @@
	>;		>;
	};		};

			pinctrl_ssi1: ssi1grp {
			fsl,pins = <
			MX27_PAD_SSI1_FS__SSI1_FS 0x0
			MX27_PAD_SSI1_RXDAT__SSI1_RXDAT 0x0
			MX27_PAD_SSI1_TXDAT__SSI1_TXDAT 0x0
			MX27_PAD_SSI1_CLK__SSI1_CLK 0x0
			>;
			};

	pinctrl_usbotg: usbotggrp {		pinctrl_usbotg: usbotggrp {
	fsl,pins = <		fsl,pins = <
	MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0		MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0
	@@ -279,6 +288,13 @@
	status = "okay";		status = "okay";
	};		};

			&ssi1 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ssi1>;
			fsl,mode = "i2s-slave";
			status = "okay";
			};

	&usbotg {		&usbotg {
	pinctrl-names = "default";		pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;		pinctrl-0 = <&pinctrl_usbotg>;