Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 27a330d1 authored by Manu Abraham's avatar Manu Abraham Committed by Mauro Carvalho Chehab
Browse files

V4L/DVB (9442): Revert back previous change to 90MHz 



Note:
* At High Symbol Rates we do not have enouph machine cycles to handle the
  incoming symbols and hence might run into problems at the very end of the
  specified definition
* Most of the equations have been calculated for a master clock of 99 MHz,
  running at 90MHz, raises lot of issues such as the need to recalculate
  all of them , which is eventually very painful.

Signed-off-by: default avatarManu Abraham <manu@linuxtv.org>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@redhat.com>
parent 72f78416

drivers/media/dvb/frontends/stb0899_drv.c

+1 −1
Original line number Diff line number Diff line
@@ -1575,7 +1575,7 @@ static enum dvbfe_search stb0899_search(struct dvb_frontend *fe, struct dvbfe_pa 
		if (i_params->srate <= 5000000)

			stb0899_set_mclk(state, 76500000);

		else

			stb0899_set_mclk(state, 90000000);

			stb0899_set_mclk(state, 99000000);



		switch (state->delsys) {

		case DVBFE_DELSYS_DVBS:

drivers/media/dvb/ttpci/budget-av.c

+1 −1
Original line number Diff line number Diff line
@@ -964,7 +964,7 @@ static const struct stb0899_s1_reg knc1_stb0899_s1_init_1[] = { 
	{ STB0899_GPIO37CFG		, 0x82 },

	{ STB0899_GPIO38CFG		, 0x82 },

	{ STB0899_GPIO39CFG		, 0x82 },

	{ STB0899_NCOARSE		, 0x13 }, /* 0x13 = 27 Mhz Clock, F/3 = 180MHz, F/6 = 90MHz */

	{ STB0899_NCOARSE		, 0x15 }, /* 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */

	{ STB0899_SYNTCTRL		, 0x02 }, /* 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */

	{ STB0899_FILTCTRL		, 0x00 },

	{ STB0899_SYSCTRL		, 0x00 },

drivers/media/dvb/ttpci/budget-ci.c

+1 −1
Original line number Diff line number Diff line
@@ -1153,7 +1153,7 @@ static const struct stb0899_s1_reg tt3200_stb0899_s1_init_1[] = { 
	{ STB0899_GPIO37CFG		, 0x82 },

	{ STB0899_GPIO38CFG		, 0x82 },

	{ STB0899_GPIO39CFG		, 0x82 },

	{ STB0899_NCOARSE       	, 0x13 }, /* 0x13 = 27 Mhz Clock, F/3 = 180MHz, F/6 = 90MHz */

	{ STB0899_NCOARSE       	, 0x15 }, /* 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */

	{ STB0899_SYNTCTRL      	, 0x02 }, /* 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */

	{ STB0899_FILTCTRL      	, 0x00 },

	{ STB0899_SYSCTRL       	, 0x00 },