Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 231afea1 authored by Bjorn Helgaas's avatar Bjorn Helgaas
Browse files

PCI: Use standard PCIe Capability Link register field names



Use the standard #defines for PCIe Link Status and Capability registers
rather than bare numbers.

Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
parent 7793eeab
Loading
Loading
Loading
Loading
+2 −2
Original line number Original line Diff line number Diff line
@@ -521,7 +521,7 @@ static unsigned char pcie_link_speed[] = {


void pcie_update_link_speed(struct pci_bus *bus, u16 linksta)
void pcie_update_link_speed(struct pci_bus *bus, u16 linksta)
{
{
	bus->cur_bus_speed = pcie_link_speed[linksta & 0xf];
	bus->cur_bus_speed = pcie_link_speed[linksta & PCI_EXP_LNKSTA_CLS];
}
}
EXPORT_SYMBOL_GPL(pcie_update_link_speed);
EXPORT_SYMBOL_GPL(pcie_update_link_speed);


@@ -610,7 +610,7 @@ static void pci_set_bus_speed(struct pci_bus *bus)
		u16 linksta;
		u16 linksta;


		pcie_capability_read_dword(bridge, PCI_EXP_LNKCAP, &linkcap);
		pcie_capability_read_dword(bridge, PCI_EXP_LNKCAP, &linkcap);
		bus->max_bus_speed = pcie_link_speed[linkcap & 0xf];
		bus->max_bus_speed = pcie_link_speed[linkcap & PCI_EXP_LNKCAP_SLS];


		pcie_capability_read_word(bridge, PCI_EXP_LNKSTA, &linksta);
		pcie_capability_read_word(bridge, PCI_EXP_LNKSTA, &linksta);
		pcie_update_link_speed(bus, linksta);
		pcie_update_link_speed(bus, linksta);