Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1bcfecc0 authored by Yong Zhang's avatar Yong Zhang Committed by Ralf Baechle
Browse files

MIPS: Octeon: delay enable irq to ->smp_finish() 



To prepare for smoothing set_cpu_[active|online]() mess up

Signed-off-by: default avatarYong Zhang <yong.zhang0@gmail.com>
Cc: Sergei Shtylyov <sshtylyov@mvista.com>
Cc: David Daney <david.daney@cavium.com>
Acked-by: default avatarDavid Daney <david.daney@cavium.com>
Patchwork: https://patchwork.linux-mips.org/patch/3845/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 68b6352c

arch/mips/cavium-octeon/smp.c

+1 −1
Original line number Diff line number Diff line
@@ -185,7 +185,6 @@ static void __cpuinit octeon_init_secondary(void) 
	octeon_init_cvmcount();



	octeon_irq_setup_secondary();

	raw_local_irq_enable();

}



/**
@@ -233,6 +232,7 @@ static void octeon_smp_finish(void) 


	/* to generate the first CPU timer interrupt */

	write_c0_compare(read_c0_count() + mips_hpt_frequency / HZ);

	local_irq_enable();

}



/**