Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1b5ab875 authored Feb 04, 2014 by Laurent Pinchart Committed by Mauro Carvalho Chehab May 25, 2014

[media] adv7604: Add LLC polarity configuration



Add an inv_llc_pol field to platform data to control the clock polarity.

Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Reviewed-by: Hans Verkuil <hans.verkuil@cisco.com>
Reviewed-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Mauro Carvalho Chehab <m.chehab@samsung.com>

parent 9b2c3823

drivers/media/i2c/adv7604.c

+2 −1

Original line number	Diff line number	Diff line
		@@ -2467,7 +2467,8 @@ static int adv7604_core_init(struct v4l2_subdev *sd)
		cp_write(sd, 0x69, 0x30); /* Enable CP CSC */

		/* VS, HS polarities */
		io_write(sd, 0x06, 0xa0 \| pdata->inv_vs_pol << 2 \| pdata->inv_hs_pol << 1);
		io_write(sd, 0x06, 0xa0 \| pdata->inv_vs_pol << 2 \|
		pdata->inv_hs_pol << 1 \| pdata->inv_llc_pol);

		/* Adjust drive strength */
		io_write(sd, 0x14, 0x40 \| pdata->dr_str_data << 4 \|

include/media/adv7604.h

+1 −0

Original line number	Diff line number	Diff line
		@@ -131,6 +131,7 @@ struct adv7604_platform_data {
		/* IO register 0x06 */
		unsigned inv_vs_pol:1;
		unsigned inv_hs_pol:1;
		unsigned inv_llc_pol:1;

		/* IO register 0x14 */
		enum adv7604_drive_strength dr_str_data;