Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1a9a4414 authored by Rohit Kumar's avatar Rohit Kumar Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Update audio configuration for apq8017 no PMI 



Add support of audio on apq8017 hw with no pmi. Update wsa_enable
gpio, micbias source, route, codec mclk source and pinctrl to
support external clock source.

CRs-Fixed: 1105456
Change-Id: Ibcb6fdc12b2ec076c81a9bc9e7dcef378caca461
Signed-off-by: default avatarRohit Kumar <rohitkr@codeaurora.org>
parent ec04f7ed

arch/arm/boot/dts/qcom/apq8017-no-pmi-wcd-rome-cdp.dts

+145 −0
Original line number Diff line number Diff line
@@ -80,3 +80,148 @@ 
&dsi_adv7533_720p {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

};



&pm8937_gpios {

	gpio@c000 {

		status = "ok";

		qcom,mode = <1>;

		qcom,pull = <5>;

		qcom,vin-sel = <0>;

		qcom,src-sel = <2>;

		qcom,master-en = <1>;

		qcom,out-strength = <2>;

	};



	gpio@c600 {

		status = "ok";

		qcom,mode = <1>;

		qcom,pull = <5>;

		qcom,vin-sel = <0>;

		qcom,src-sel = <0>;

		qcom,master-en = <1>;

		qcom,out-strength = <2>;

	};

};



&wsa881x_211 {

	qcom,spkr-sd-n-gpio = <&tlmm 92 0>;

};



&wsa881x_212 {

	qcom,spkr-sd-n-gpio = <&tlmm 92 0>;

};



&wsa881x_213 {

	qcom,spkr-sd-n-gpio = <&tlmm 92 0>;

};



&wsa881x_214 {

	qcom,spkr-sd-n-gpio = <&tlmm 92 0>;

};



&soc {

	clock_audio: audio_ext_clk {

		compatible = "qcom,audio-ref-clk";

		status = "okay";

		qcom,lpass-clock = <1>;

		qcom,lpass-mclk-id = "sec_mclk";

		qcom,codec-mclk-clk-freq = <12288000>;

		pinctrl-names = "sleep", "active";

		pinctrl-0 = <&sec_mi2s_mclk_a_sleep>;

		pinctrl-1 = <&sec_mi2s_mclk_a_active>;

	};

};



&wcd9335 {

	status = "okay";

	cdc-vdd-mic-bias-supply = <&pm8917_l9>;

	qcom,cdc-vdd-mic-bias-voltage = <3300000 3300000>;

	qcom,cdc-vdd-mic-bias-current = <15000>;

	qcom,cdc-mclk-clk-rate = <12288000>;

	clock-names = "wcd_clk";

	clocks = <&clock_audio clk_audio_lpass_mclk>;

};



&int_codec {

	status = "disabled";

};



&pm8937_cajon_dig {

	status = "disabled";

};



&pm8937_cajon_analog {

	status = "disabled";

};



&wsa881x_i2c_e {

	status = "disabled";

};



&wsa881x_i2c_f {

	status = "disabled";

};



&wsa881x_i2c_44 {

	status = "disabled";

};



&wsa881x_i2c_45 {

	status = "disabled";

};



&ext_codec {

	status = "okay";

	qcom,msm-mbhc-hphl-swh = <1>;

	qcom,msm-mbhc-gnd-swh = <1>;

	qcom,audio-routing =

		"AIF4 VI", "MCLK",

		"AIF4 VI", "MICBIAS_REGULATOR",

		"RX_BIAS", "MCLK",

		"MADINPUT", "MCLK",

		"AIF4 MAD", "MICBIAS_REGULATOR",

		"AMIC1", "MIC BIAS3",

		"MIC BIAS3", "Handset Mic",

		"AMIC2", "MIC BIAS2",

		"MIC BIAS2", "Headset Mic",

		"AMIC3", "MIC BIAS3",

		"MIC BIAS3", "Secondary Mic",

		"AMIC4", "MIC BIAS3",

		"MIC BIAS3", "Analog Mic4",

		"AMIC5", "MIC BIAS4",

		"MIC BIAS4", "Analog Mic7",

		"AMIC6", "MIC BIAS4",

		"MIC BIAS4", "Analog Mic6",

		"DMIC0", "MIC BIAS1",

		"MIC BIAS1", "Digital Mic0",

		"DMIC1", "MIC BIAS1",

		"MIC BIAS1", "Digital Mic1",

		"DMIC2", "MIC BIAS3",

		"MIC BIAS3", "Digital Mic2",

		"DMIC3", "MIC BIAS3",

		"MIC BIAS3", "Digital Mic3",

		"DMIC4", "MIC BIAS4",

		"MIC BIAS4", "Digital Mic4",

		"DMIC5", "MIC BIAS4",

		"MIC BIAS4", "Digital Mic5",

		"MIC BIAS3", "MICBIAS_REGULATOR",

		"MIC BIAS4", "MICBIAS_REGULATOR",

		"SpkrLeft IN", "SPK1 OUT",

		"SpkrRight IN", "SPK2 OUT";

};



&slim_msm {

	status = "okay";

};



&dai_slim {

	status = "okay";

};



&wcd9xxx_intc {

	status = "okay";

};



&wcd_rst_gpio {

	status = "okay";

};

include/dt-bindings/clock/msm-clocks-8952.h

+2 −1
Original line number Diff line number Diff line 
/* Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.

/* Copyright (c) 2014-2017, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -339,5 +339,6 @@ 


#define clk_audio_ap_clk			0x312ac429

#define clk_audio_pmi_clk			0xb7ba2274

#define clk_audio_lpass_mclk			0x575ec22b



#endif