Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1996388e authored by Vince Weaver's avatar Vince Weaver Committed by Ingo Molnar
Browse files

perf/x86/intel: Use proper dTLB-load-misses event on IvyBridge 

This was discussed back in February:

	https://lkml.org/lkml/2014/2/18/956



But I never saw a patch come out of it.

On IvyBridge we share the SandyBridge cache event tables, but the
dTLB-load-miss event is not compatible.  Patch it up after
the fact to the proper DTLB_LOAD_MISSES.DEMAND_LD_MISS_CAUSES_A_WALK

Signed-off-by: default avatarVince Weaver <vincent.weaver@maine.edu>
Signed-off-by: default avatarPeter Zijlstra <peterz@infradead.org>
Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Link: http://lkml.kernel.org/r/alpine.DEB.2.11.1407141528200.17214@vincent-weaver-1.umelst.maine.edu


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 1903d50c

arch/x86/kernel/cpu/perf_event_intel.c

+3 −0
Original line number Diff line number Diff line
@@ -2474,6 +2474,9 @@ __init int intel_pmu_init(void) 
	case 62: /* IvyBridge EP */

		memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,

		       sizeof(hw_cache_event_ids));

		/* dTLB-load-misses on IVB is different than SNB */

		hw_cache_event_ids[C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = 0x8108; /* DTLB_LOAD_MISSES.DEMAND_LD_MISS_CAUSES_A_WALK */



		memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,

		       sizeof(hw_cache_extra_regs));