Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1534b8b0 authored by Randy Dunlap's avatar Randy Dunlap Committed by David Woodhouse
Browse files

mtd: fix nand kernel-doc warnings



Warning(include/linux/mtd/nand.h:543): No description found for parameter 'badblockbits'
Warning(drivers/mtd/nand/nand_bbt.c:1101): No description found for parameter 'mtd'

Signed-off-by: default avatarRandy Dunlap <randy.dunlap@oracle.com>
Cc:	David Woodhouse <dwmw2@infradead.org>
Cc:	linux-mtd@lists.infradead.org
Signed-off-by: default avatarArtem Bityutskiy <Artem.Bityutskiy@nokia.com>
Signed-off-by: default avatarDavid Woodhouse <David.Woodhouse@intel.com>
parent cc318222
Loading
Loading
Loading
Loading
+2 −1
Original line number Original line Diff line number Diff line
@@ -1092,6 +1092,7 @@ static void mark_bbt_region(struct mtd_info *mtd, struct nand_bbt_descr *td)


/**
/**
 * verify_bbt_descr - verify the bad block description
 * verify_bbt_descr - verify the bad block description
 * @mtd:	MTD device structure
 * @bd:		the table to verify
 * @bd:		the table to verify
 *
 *
 * This functions performs a few sanity checks on the bad block description
 * This functions performs a few sanity checks on the bad block description
+2 −0
Original line number Original line Diff line number Diff line
@@ -448,6 +448,8 @@ struct nand_buffers {
 *			See the defines for further explanation.
 *			See the defines for further explanation.
 * @badblockpos:	[INTERN] position of the bad block marker in the oob
 * @badblockpos:	[INTERN] position of the bad block marker in the oob
 *			area.
 *			area.
 * @badblockbits:	[INTERN] number of bits to left-shift the bad block
 *			number
 * @cellinfo:		[INTERN] MLC/multichip data from chip ident
 * @cellinfo:		[INTERN] MLC/multichip data from chip ident
 * @numchips:		[INTERN] number of physical chips
 * @numchips:		[INTERN] number of physical chips
 * @chipsize:		[INTERN] the size of one chip for multichip arrays
 * @chipsize:		[INTERN] the size of one chip for multichip arrays