Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 143b307c authored by Damien Lespiau's avatar Damien Lespiau Committed by Daniel Vetter
Browse files

drm/i915: Extract the HSW/BDW shared dpll init code 



So we can easily provide an alternate implementation in the future.

Signed-off-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 7d2c8175

drivers/gpu/drm/i915/intel_ddi.c

+9 −3
Original line number Diff line number Diff line
@@ -1248,10 +1248,8 @@ static const char * const hsw_ddi_pll_names[] = { 
	"WRPLL 2",

};



void intel_ddi_pll_init(struct drm_device *dev)

static void hsw_shared_dplls_init(struct drm_i915_private *dev_priv)

{

	struct drm_i915_private *dev_priv = dev->dev_private;

	uint32_t val = I915_READ(LCPLL_CTL);

	int i;



	dev_priv->num_shared_dpll = 2;
@@ -1264,6 +1262,14 @@ void intel_ddi_pll_init(struct drm_device *dev) 
		dev_priv->shared_dplls[i].get_hw_state =

			hsw_ddi_pll_get_hw_state;

	}

}



void intel_ddi_pll_init(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;

	uint32_t val = I915_READ(LCPLL_CTL);



	hsw_shared_dplls_init(dev_priv);



	/* The LCPLL register should be turned on by the BIOS. For now let's

	 * just check its state and print errors in case something is wrong.