Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1392b52b authored Dec 02, 2015 by Shashank Mittal

ARM: dts: msm: force register dump during tmc enable



Enable force-reg-dump to save tmc registers in memory dump at the
time of tmc enable, so that they can be extracted for debug purpose even
if they get reset on a crash.

CRs-Fixed: 945264

Change-Id: Ibd817bd79383d7df0aaee7b15694800732fdb74e
Signed-off-by: Shashank Mittal <mittals@codeaurora.org>

parent ac6766f8

arch/arm/boot/dts/qcom/msm8996-coresight-v2.dtsi

+2 −0

Original line number	Diff line number	Diff line
		@@ -24,6 +24,7 @@
		qcom,memory-size = <0x400000>;
		qcom,tmc-flush-powerdown;
		qcom,sg-enable;
		qcom,force-reg-dump;

		coresight-id = <0>;
		coresight-name = "coresight-tmc-etr";
		@@ -93,6 +94,7 @@
		coresight-ctis = <&cti0 &cti8>;

		qcom,tmc-flush-powerdown;
		qcom,force-reg-dump;

		clocks = <&clock_gcc clk_qdss_clk>,
		<&clock_gcc clk_qdss_a_clk>;

arch/arm/boot/dts/qcom/msm8996-coresight-v3.dtsi

+2 −0

Original line number	Diff line number	Diff line
		@@ -22,6 +22,7 @@
		qcom,memory-size = <0x400000>;
		qcom,tmc-flush-powerdown;
		qcom,sg-enable;
		qcom,force-reg-dump;

		coresight-id = <0>;
		coresight-name = "coresight-tmc-etr";
		@@ -91,6 +92,7 @@
		coresight-ctis = <&cti0 &cti8>;

		qcom,tmc-flush-powerdown;
		qcom,force-reg-dump;

		clocks = <&clock_gcc clk_qdss_clk>,
		<&clock_gcc clk_qdss_a_clk>;