Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1232d8a8 authored by Kuogee Hsieh's avatar Kuogee Hsieh Committed by Matt Wagantall
Browse files

ARM: dts: msm: add nt35597 cmd DSC panel for msm8996 



Add nt35597 cmd panel dtsi file and list it as part of supported
panels for msm8996 CDP board.

Change-Id: Ib9f4a6b4b7ae4366bd697a4f5b8651734a2be02a
Signed-off-by: default avatarKuogee Hsieh <khsieh@codeaurora.org>
parent d12f192d

arch/arm/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi

0 → 100644
+108 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2015, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



&mdss_mdp {

	dsi_nt35597_dsc_cmd: qcom,mdss_dsi_nt35597_dsc_wqxga_cmd {

		qcom,mdss-dsi-panel-name = "NT35597 cmd mode dsc dsi panel";

		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

		qcom,mdss-dsi-panel-framerate = <60>;

		qcom,mdss-dsi-virtual-channel-id = <0>;

		qcom,mdss-dsi-stream = <0>;

		qcom,mdss-dsi-panel-width = <1440>;

		qcom,mdss-dsi-panel-height = <2560>;

		qcom,mdss-dsi-h-front-porch = <100>;

		qcom,mdss-dsi-h-back-porch = <32>;

		qcom,mdss-dsi-h-pulse-width = <16>;

		qcom,mdss-dsi-h-sync-skew = <0>;

		qcom,mdss-dsi-v-back-porch = <7>;

		qcom,mdss-dsi-v-front-porch = <8>;

		qcom,mdss-dsi-v-pulse-width = <1>;

		qcom,mdss-tear-check-sync-cfg-height = <2576>;

		qcom,mdss-dsi-bpp = <24>;

		qcom,mdss-dsi-border-color = <0>;

		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";

		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

		qcom,mdss-dsi-h-sync-pulse = <0>;

		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";

		qcom,mdss-dsi-bllp-eof-power-mode;

		qcom,mdss-dsi-bllp-power-mode;

		qcom,mdss-dsi-lane-0-state;

		qcom,mdss-dsi-lane-1-state;

		qcom,mdss-dsi-lane-2-state;

		qcom,mdss-dsi-lane-3-state;

		qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];

		qcom,mdss-dsi-t-clk-post = <0xb>;

		qcom,mdss-dsi-t-clk-pre = <0x36>;

		qcom,mdss-dsi-dma-trigger = "trigger_sw";

		qcom,mdss-dsi-mdp-trigger = "none";

		qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;

		qcom,mdss-dsi-te-pin-select = <1>;

		qcom,mdss-dsi-wr-mem-start = <0x2c>;

		qcom,mdss-dsi-wr-mem-continue = <0x3c>;

		qcom,mdss-dsi-te-dcs-command = <1>;

		qcom,mdss-dsi-te-check-enable;

		qcom,mdss-dsi-te-using-te-pin;

		qcom,ulps-enabled;



		qcom,mdss-dsi-compression = "dsc";

		qcom,mdss-dsc-slice-height = <16>;

		qcom,mdss-dsc-slice-width = <720>;

		qcom,mdss-dsc-slice-per-pkt = <2>;

		qcom,mdss-dsc-bit-per-component = <8>;

		qcom,mdss-dsc-bit-per-pixel = <8>;

		qcom,mdss-dsc-block-prediction-enable;

		qcom,mdss-dsc-ich-reset-value = <0>;

		qcom,mdss-dsc-ich-reset-override = <0>;

		qcom,mdss-dsc-data-path-mode = "1p1d";

		qcom,mdss-dsc-config-by-manufacture-cmd;



		qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 ff 10

			15 01 00 00 0a 00 02 fb 01

			15 01 00 00 0a 00 02 ba 03

			15 01 00 00 0a 00 02 e5 01

			15 01 00 00 0a 00 02 b0 03

			15 01 00 00 0a 00 02 ff 28

			15 01 00 00 0a 00 02 7a 02

			15 01 00 00 0a 00 02 fb 01

			15 01 00 00 0a 00 02 ff 10

			39 01 00 00 0a 00 11 C1 09 20 00 10 02 00 02 68 01 BB 00 0A 06 67 04 C5

			39 01 00 00 0a 00 03 c2 10 f0

			15 01 00 00 0a 00 02 fb 01

			15 01 00 00 0a 00 02 c0 03

			15 01 00 00 0a 00 02 35 00

			15 01 00 00 0a 00 02 bb 10

			15 01 00 00 0a 00 02 ff e0

			15 01 00 00 0a 00 02 fb 01

			15 01 00 00 0a 00 02 6b 3d

			15 01 00 00 0a 00 02 6c 3d

			15 01 00 00 0a 00 02 6d 3d

			15 01 00 00 0a 00 02 6e 3d

			15 01 00 00 0a 00 02 6f 3d

			15 01 00 00 0a 00 02 35 02

			15 01 00 00 0a 00 02 36 72

			15 01 00 00 0a 00 02 37 10

			15 01 00 00 0a 00 02 08 c0

			15 01 00 00 0a 00 02 ff 24

			15 01 00 00 0a 00 02 fb 01

			15 01 00 00 0a 00 02 c6 06

			15 01 00 00 0a 00 02 ff 10

			05 01 00 00 f0 00 01 11

			05 01 00 00 f0 00 01 29

			07 01 00 00 a0 00 01 01

			0a 01 00 00 a0 00 80 10 00 00 89 20 08 0A 00 05 A0 00 10 02 D0 02 D0 02 00 02 68 00 20 01 BB 00 0A 00 0C 06 67 04 C5 18 00 10 F0 03 0C 20 00 00 0B 0B 33 0E 1C 2A 38 46 54 62 69 70 77 79 7B 7D 7E 01 02 01 00 09 40 09 BE 19 FC 19 FA 19 F8 1A 38 1A 78 1A B6 2A F6 2B 34 2B 74 3B 74 6B F4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];



		qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 a0 00 01 29];



		qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00

				 05 01 00 00 78 00 02 10 00];

	};

};

arch/arm/boot/dts/qcom/msm8996-cdp.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -402,6 +402,13 @@ 
	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

};



&dsi_nt35597_dsc_cmd {

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

};



&dsi_dual_jdi_cmd {

	pwms = <&pmi8994_pwm_4 0 0>;

	pwm-names = "backlight";

arch/arm/boot/dts/qcom/msm8996-mdss-panels.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -20,6 +20,7 @@ 
#include "dsi-panel-sim-dualmipi-video.dtsi"

#include "dsi-panel-sim-cmd.dtsi"

#include "dsi-panel-sim-dualmipi-cmd.dtsi"

#include "dsi-panel-nt35597-dsc-wqxga-cmd.dtsi"



&soc {

	dsi_panel_pwr_supply: dsi_panel_pwr_supply {
@@ -116,6 +117,14 @@ 
		07 0e 04 05 03 13 04 a0];

};



&dsi_nt35597_dsc_cmd {

	qcom,mdss-dsi-panel-timings-8996 = [07 04 04 06 03 03 04 a0

		07 04 04 06 03 03 04 a0

		07 04 04 06 03 03 04 a0

		07 04 04 06 03 03 04 a0

		07 0e 04 05 03 13 04 a0];

};



&dsi_dual_jdi_4k_nofbc_video {

	qcom,mdss-dsi-panel-timings-8996 = [31 2e 0d 12 0d 03 04 a0

		31 2e 0d 12 0d 03 04 a0