Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1071b2df authored by Prashant Gaikwad's avatar Prashant Gaikwad Committed by Stephen Warren
Browse files

clk: tegra: Fix cdev1 and cdev2 IDs 



Correct IDs for cdev1 and cdev2 are 94 and 93 respectively.

Signed-off-by: default avatarPrashant Gaikwad <pgaikwad@nvidia.com>
[swarren: split into separate driver and device-tree patches]
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent a44a019d

arch/arm/boot/dts/tegra20-colibri-512.dtsi

+1 −1
Original line number Original line Diff line number Diff line
@@ -483,7 +483,7 @@ 




		nvidia,ac97-controller = <&ac97>;

		nvidia,ac97-controller = <&ac97>;





		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 93>;

		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;

		clock-names = "pll_a", "pll_a_out0", "mclk";

		clock-names = "pll_a", "pll_a_out0", "mclk";

	};

	};

arch/arm/boot/dts/tegra20-harmony.dts

+1 −1
Original line number Original line Diff line number Diff line
@@ -687,7 +687,7 @@ 
		nvidia,int-mic-en-gpios = <&gpio 184 0>; /*gpio PX0 */

		nvidia,int-mic-en-gpios = <&gpio 184 0>; /*gpio PX0 */

		nvidia,ext-mic-en-gpios = <&gpio 185 0>; /* gpio PX1 */

		nvidia,ext-mic-en-gpios = <&gpio 185 0>; /* gpio PX1 */





		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 93>;

		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;

		clock-names = "pll_a", "pll_a_out0", "mclk";

		clock-names = "pll_a", "pll_a_out0", "mclk";

	};

	};

};
 
};

arch/arm/boot/dts/tegra20-medcom-wide.dts

+1 −1
Original line number Original line Diff line number Diff line
@@ -59,7 +59,7 @@ 
		nvidia,spkr-en-gpios = <&wm8903 2 0>;

		nvidia,spkr-en-gpios = <&wm8903 2 0>;

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */





		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 93>;

		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;

		clock-names = "pll_a", "pll_a_out0", "mclk";

		clock-names = "pll_a", "pll_a_out0", "mclk";

	};

	};

};
 
};

arch/arm/boot/dts/tegra20-paz00.dts

+1 −1
Original line number Original line Diff line number Diff line
@@ -522,7 +522,7 @@ 
		nvidia,i2s-controller = <&tegra_i2s1>;

		nvidia,i2s-controller = <&tegra_i2s1>;

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */





		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 93>;

		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;

		clock-names = "pll_a", "pll_a_out0", "mclk";

		clock-names = "pll_a", "pll_a_out0", "mclk";

	};

	};

};
 
};

arch/arm/boot/dts/tegra20-plutux.dts

+1 −1
Original line number Original line Diff line number Diff line
@@ -53,7 +53,7 @@ 
		nvidia,spkr-en-gpios = <&wm8903 2 0>;

		nvidia,spkr-en-gpios = <&wm8903 2 0>;

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */

		nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */





		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 93>;

		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;

		clock-names = "pll_a", "pll_a_out0", "mclk";

		clock-names = "pll_a", "pll_a_out0", "mclk";

	};

	};

};
 
};