Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0e8f74f6 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Enable L1/L2 cache dump for couple of SoCs"

parents b5fea8eb 0b52b756

arch/arm/boot/dts/qcom/msm8917-cpu.dtsi

+0 −1
Original line number Diff line number Diff line
@@ -155,7 +155,6 @@ 


	cpuss_dump {

		compatible = "qcom,cpuss-dump";

		status = "disabled";

		qcom,l2_dump1 {

			/* L2 cache dump for A53 cluster */

			qcom,dump-node = <&L2_1>;

arch/arm/boot/dts/qcom/msm8937-cpu.dtsi

+1 −2
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2015, The Linux Foundation. All rights reserved.

 * Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -264,7 +264,6 @@ 


	cpuss_dump {

		compatible = "qcom,cpuss-dump";

		status = "disabled";

		qcom,l2_dump0 {

			/* L2 cache dump for A53 cluster */

			qcom,dump-node = <&L2_0>;

arch/arm/boot/dts/qcom/msm8953-cpu.dtsi

+0 −1
Original line number Diff line number Diff line
@@ -273,7 +273,6 @@ 


	cpuss_dump {

		compatible = "qcom,cpuss-dump";

		status = "disabled";

		qcom,l2_dump0 {

			/* L2 cache dump for A53 cluster */

			qcom,dump-node = <&L2_0>;