Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 09760ea3 authored by Sean Paul's avatar Sean Paul Committed by Inki Dae
Browse files

drm/exynos: Replace mdelay with usleep_range 



Replace the unnecessary atomic mdelay calls with usleep_range calls.

Signed-off-by: default avatarSean Paul <seanpaul@chromium.org>
Signed-off-by: default avatarInki Dae <inki.dae@samsung.com>
parent 0bc4a0aa

drivers/gpu/drm/exynos/exynos_hdmi.c

+7 −7
Original line number Diff line number Diff line
@@ -1647,9 +1647,9 @@ static void hdmi_conf_reset(struct hdmi_context *hdata) 


	/* resetting HDMI core */

	hdmi_reg_writemask(hdata, reg,  0, HDMI_CORE_SW_RSTOUT);

	mdelay(10);

	usleep_range(10000, 12000);

	hdmi_reg_writemask(hdata, reg, ~0, HDMI_CORE_SW_RSTOUT);

	mdelay(10);

	usleep_range(10000, 12000);

}



static void hdmi_conf_init(struct hdmi_context *hdata)
@@ -1774,7 +1774,7 @@ static void hdmi_v13_timing_apply(struct hdmi_context *hdata) 
		u32 val = hdmi_reg_read(hdata, HDMI_V13_PHY_STATUS);

		if (val & HDMI_PHY_STATUS_READY)

			break;

		mdelay(1);

		usleep_range(1000, 2000);

	}

	/* steady state not achieved */

	if (tries == 0) {
@@ -1941,7 +1941,7 @@ static void hdmi_v14_timing_apply(struct hdmi_context *hdata) 
		u32 val = hdmi_reg_read(hdata, HDMI_PHY_STATUS_0);

		if (val & HDMI_PHY_STATUS_READY)

			break;

		mdelay(1);

		usleep_range(1000, 2000);

	}

	/* steady state not achieved */

	if (tries == 0) {
@@ -1993,9 +1993,9 @@ static void hdmiphy_conf_reset(struct hdmi_context *hdata) 


	/* reset hdmiphy */

	hdmi_reg_writemask(hdata, reg, ~0, HDMI_PHY_SW_RSTOUT);

	mdelay(10);

	usleep_range(10000, 12000);

	hdmi_reg_writemask(hdata, reg,  0, HDMI_PHY_SW_RSTOUT);

	mdelay(10);

	usleep_range(10000, 12000);

}



static void hdmiphy_poweron(struct hdmi_context *hdata)
@@ -2043,7 +2043,7 @@ static void hdmiphy_conf_apply(struct hdmi_context *hdata) 
		return;

	}



	mdelay(10);

	usleep_range(10000, 12000);



	/* operation mode */

	operation[0] = 0x1f;

drivers/gpu/drm/exynos/exynos_mixer.c

+1 −1
Original line number Diff line number Diff line
@@ -600,7 +600,7 @@ static void vp_win_reset(struct mixer_context *ctx) 
		/* waiting until VP_SRESET_PROCESSING is 0 */

		if (~vp_reg_read(res, VP_SRESET) & VP_SRESET_PROCESSING)

			break;

		mdelay(10);

		usleep_range(10000, 12000);

	}

	WARN(tries == 0, "failed to reset Video Processor\n");

}