Merge "ARM: dts: msm: add coresight components for msmthorium"

/*

 * Copyright (c) 2015, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */

&soc {

	tmc_etr: tmc@6028000 {

		compatible = "arm,coresight-tmc";

		reg = <0x6028000 0x1000>,

		      <0x6044000 0x15000>;

		reg-names = "tmc-base", "bam-base";

		interrupts = <0 166 0>;

		interrupt-names = "byte-cntr-irq";

		qcom,memory-size = <0x100000>;

		qcom,sg-enable;

		coresight-id = <0>;

		coresight-name = "coresight-tmc-etr";

		coresight-nr-inports = <1>;

		coresight-ctis = <&cti0 &cti8>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	replicator: replicator@6026000 {

		compatible = "qcom,coresight-replicator";

		reg = <0x6026000 0x1000>;

		reg-names = "replicator-base";

		coresight-id = <1>;

		coresight-name = "coresight-replicator";

		coresight-nr-inports = <1>;

		coresight-outports = <0>;

		coresight-child-list = <&tmc_etr>;

		coresight-child-ports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	tmc_etf: tmc@6027000 {

		compatible = "arm,coresight-tmc";

		reg = <0x6027000 0x1000>;

		reg-names = "tmc-base";

		coresight-id = <2>;

		coresight-name = "coresight-tmc-etf";

		coresight-nr-inports = <1>;

		coresight-outports = <0>;

		coresight-child-list = <&replicator>;

		coresight-child-ports = <0>;

		coresight-default-sink;

		coresight-ctis = <&cti0 &cti8>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	funnel_in0: funnel@6021000 {

		compatible = "arm,coresight-funnel";

		reg = <0x6021000 0x1000>;

		reg-names = "funnel-base";

		coresight-id = <3>;

		coresight-name = "coresight-funnel-in0";

		coresight-nr-inports = <8>;

		coresight-outports = <0>;

		coresight-child-list = <&tmc_etf>;

		coresight-child-ports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	funnel_mm: funnel@6130000 {

		compatible = "arm,coresight-funnel";

		reg = <0x6130000 0x1000>;

		reg-names = "funnel-base";

		coresight-id = <4>;

		coresight-name = "coresight-funnel-mm";

		coresight-nr-inports = <8>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <5>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	funnel_center: funnel@6100000 {

		compatible = "arm,coresight-funnel";

		reg = <0x6100000 0x1000>;

		reg-names = "funnel-base";

		coresight-id = <5>;

		coresight-name = "coresight-funnel-center";

		coresight-nr-inports = <8>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <3>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	funnel_right: funnel@6120000 {

		compatible = "arm,coresight-funnel";

		reg = <0x6120000 0x1000>;

		reg-names = "funnel-base";

		coresight-id = <6>;

		coresight-name = "coresight-funnel-right";

		coresight-nr-inports = <8>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <4>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	funnel_cam: funnel@6132000 {

		compatible = "arm,coresight-funnel";

		reg = <0x6132000 0x1000>;

		reg-names = "funnel-base";

		coresight-id = <7>;

		coresight-name = "coresight-funnel-cam";

		coresight-nr-inports = <8>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_mm>;

		coresight-child-ports = <4>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	stm: stm@6002000 {

		compatible = "arm,coresight-stm";

		reg = <0x6002000 0x1000>,

		      <0x9280000 0x180000>;

		reg-names = "stm-base", "stm-data-base";

		coresight-id = <8>;

		coresight-name = "coresight-stm";

		coresight-nr-inports = <0>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <7>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti0: cti@6010000 {

		compatible = "arm,coresight-cti";

		reg = <0x6010000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <9>;

		coresight-name = "coresight-cti0";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti1: cti@6011000 {

		compatible = "arm,coresight-cti";

		reg = <0x6011000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <10>;

		coresight-name = "coresight-cti1";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti2: cti@6012000 {

		compatible = "arm,coresight-cti";

		reg = <0x6012000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <11>;

		coresight-name = "coresight-cti2";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti3: cti@6013000 {

		compatible = "arm,coresight-cti";

		reg = <0x6013000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <12>;

		coresight-name = "coresight-cti3";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti4: cti@6014000 {

		compatible = "arm,coresight-cti";

		reg = <0x6014000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <13>;

		coresight-name = "coresight-cti4";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti5: cti@6015000 {

		compatible = "arm,coresight-cti";

		reg = <0x6015000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <14>;

		coresight-name = "coresight-cti5";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti6: cti@6016000 {

		compatible = "arm,coresight-cti";

		reg = <0x6016000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <15>;

		coresight-name = "coresight-cti6";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti7: cti@6017000 {

		compatible = "arm,coresight-cti";

		reg = <0x6017000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <16>;

		coresight-name = "coresight-cti7";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti8: cti@6018000 {

		compatible = "arm,coresight-cti";

		reg = <0x6018000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <17>;

		coresight-name = "coresight-cti8";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti9: cti@6019000 {

		compatible = "arm,coresight-cti";

		reg = <0x6019000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <18>;

		coresight-name = "coresight-cti9";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti10: cti@601a000 {

		compatible = "arm,coresight-cti";

		reg = <0x601a000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <19>;

		coresight-name = "coresight-cti10";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti11: cti@601b000 {

		compatible = "arm,coresight-cti";

		reg = <0x601b000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <20>;

		coresight-name = "coresight-cti11";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti12: cti@601c000 {

		compatible = "arm,coresight-cti";

		reg = <0x601c000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <21>;

		coresight-name = "coresight-cti12";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti13: cti@601d000 {

		compatible = "arm,coresight-cti";

		reg = <0x601d000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <22>;

		coresight-name = "coresight-cti13";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti14: cti@601e000 {

		compatible = "arm,coresight-cti";

		reg = <0x601e000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <23>;

		coresight-name = "coresight-cti14";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	cti15: cti@601f000 {

		compatible = "arm,coresight-cti";

		reg = <0x601f000 0x1000>;

		reg-names = "cti-base";

		coresight-id = <24>;

		coresight-name = "coresight-cti15";

		coresight-nr-inports = <0>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

	csr: csr@6001000 {

		compatible = "qcom,coresight-csr";

		reg = <0x6001000 0x1000>;

		reg-names = "csr-base";

		coresight-id = <25>;

		coresight-name = "coresight-csr";

		coresight-nr-inports = <0>;

		qcom,blk-size = <1>;

		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

	};

};

#include "msmthorium-pinctrl.dtsi"

#include "msmthorium-pinctrl.dtsi"

#include "msmthorium-cpu.dtsi"

#include "msmthorium-cpu.dtsi"

#include "msmthorium-ion.dtsi"

#include "msmthorium-ion.dtsi"

#include "msmthorium-coresight.dtsi"

&soc {

&soc {

	#address-cells = <1>;

	#address-cells = <1>;