Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0531d7b3 authored by Greg Ungerer's avatar Greg Ungerer
Browse files

m68knommu: complete interrupt controller code for the 68360 CPU 



Define the interrupt controller structures along with the interrupt
controller code for the 68360 CPU. This brings the interrupt setup
and control into one place for this CPU family.

Signed-off-by: default avatarGreg Ungerer <gerg@uclinux.org>
parent 1985d253

arch/m68knommu/platform/68360/ints.c

+29 −15
Original line number Diff line number Diff line
@@ -37,11 +37,33 @@ extern void *_ramvec[]; 
/* The number of spurious interrupts */

volatile unsigned int num_spurious;



static void intc_irq_unmask(unsigned int irq)

{

	pquicc->intr_cimr |= (1 << irq);

}



static void intc_irq_mask(unsigned int irq)

{

	pquicc->intr_cimr &= ~(1 << irq);

}



static void intc_irq_ack(unsigned int irq)

{

	pquicc->intr_cisr = (1 << irq);

}



static struct irq_chip intc_irq_chip = {

	.name		= "M68K-INTC",

	.mask		= intc_irq_mask,

	.unmask		= intc_irq_unmask,

	.ack		= intc_irq_ack,

};



/*

 * This function should be called during kernel startup to initialize

 * the vector table.

 */

void init_vectors(void)

void init_IRQ(void)

{

	int i;

	int vba = (CPM_VECTOR_BASE<<4);
@@ -109,20 +131,12 @@ void init_vectors(void) 


	/* turn off all CPM interrupts */

	pquicc->intr_cimr = 0x00000000;

}



void enable_vector(unsigned int irq)

{

	pquicc->intr_cimr |= (1 << irq);

	for (i = 0; (i < NR_IRQS); i++) {

		irq_desc[i].status = IRQ_DISABLED;

		irq_desc[i].action = NULL;

		irq_desc[i].depth = 1;

		irq_desc[i].chip = &intc_irq_chip;

	}



void disable_vector(unsigned int irq)

{

	pquicc->intr_cimr &= ~(1 << irq);

}



void ack_vector(unsigned int irq)

{

	pquicc->intr_cisr = (1 << irq);

}