Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 02717bb9 authored by Padmavathi Venna's avatar Padmavathi Venna Committed by Kukjin Kim
Browse files

ARM: S5PC100: Add SPI clkdev support 



Registered the SPI bus clocks with clkdev using generic
connection id.

Signed-off-by: default avatarPadmavathi Venna <padma.v@samsung.com>
Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent ba47917c

arch/arm/mach-s5pc100/clock.c

+73 −51
Original line number Diff line number Diff line
@@ -654,24 +654,6 @@ static struct clk init_clocks_off[] = { 
		.parent		= &clk_div_pclkd1.clk,

		.enable		= s5pc100_d1_5_ctrl,

		.ctrlbit	= (1 << 8),

	}, {

		.name		= "spi_48m",

		.devname	= "s3c64xx-spi.0",

		.parent		= &clk_mout_48m.clk,

		.enable		= s5pc100_sclk0_ctrl,

		.ctrlbit	= (1 << 7),

	}, {

		.name		= "spi_48m",

		.devname	= "s3c64xx-spi.1",

		.parent		= &clk_mout_48m.clk,

		.enable		= s5pc100_sclk0_ctrl,

		.ctrlbit	= (1 << 8),

	}, {

		.name		= "spi_48m",

		.devname	= "s3c64xx-spi.2",

		.parent		= &clk_mout_48m.clk,

		.enable		= s5pc100_sclk0_ctrl,

		.ctrlbit	= (1 << 9),

	}, {

		.name		= "mmc_48m",

		.devname	= "s3c-sdhci.0",
@@ -717,6 +699,30 @@ static struct clk clk_hsmmc0 = { 
	.ctrlbit	= (1 << 5),

};



static struct clk clk_48m_spi0 = {

	.name		= "spi_48m",

	.devname	= "s3c64xx-spi.0",

	.parent		= &clk_mout_48m.clk,

	.enable		= s5pc100_sclk0_ctrl,

	.ctrlbit	= (1 << 7),

};



static struct clk clk_48m_spi1 = {

	.name		= "spi_48m",

	.devname	= "s3c64xx-spi.1",

	.parent		= &clk_mout_48m.clk,

	.enable		= s5pc100_sclk0_ctrl,

	.ctrlbit	= (1 << 8),

};



static struct clk clk_48m_spi2 = {

	.name		= "spi_48m",

	.devname	= "s3c64xx-spi.2",

	.parent		= &clk_mout_48m.clk,

	.enable		= s5pc100_sclk0_ctrl,

	.ctrlbit	= (1 << 9),

};



static struct clk clk_vclk54m = {

	.name		= "vclk_54m",

	.rate		= 54000000,
@@ -934,39 +940,6 @@ static struct clksrc_clk clk_sclk_spdif = { 


static struct clksrc_clk clksrcs[] = {

	{

		.clk	= {

			.name		= "sclk_spi",

			.devname	= "s3c64xx-spi.0",

			.ctrlbit	= (1 << 4),

			.enable		= s5pc100_sclk0_ctrl,



		},

		.sources = &clk_src_group1,

		.reg_src = { .reg = S5P_CLK_SRC1, .shift = 4, .size = 2 },

		.reg_div = { .reg = S5P_CLK_DIV2, .shift = 4, .size = 4 },

	}, {

		.clk	= {

			.name		= "sclk_spi",

			.devname	= "s3c64xx-spi.1",

			.ctrlbit	= (1 << 5),

			.enable		= s5pc100_sclk0_ctrl,



		},

		.sources = &clk_src_group1,

		.reg_src = { .reg = S5P_CLK_SRC1, .shift = 8, .size = 2 },

		.reg_div = { .reg = S5P_CLK_DIV2, .shift = 8, .size = 4 },

	}, {

		.clk	= {

			.name		= "sclk_spi",

			.devname	= "s3c64xx-spi.2",

			.ctrlbit	= (1 << 6),

			.enable		= s5pc100_sclk0_ctrl,



		},

		.sources = &clk_src_group1,

		.reg_src = { .reg = S5P_CLK_SRC1, .shift = 12, .size = 2 },

		.reg_div = { .reg = S5P_CLK_DIV2, .shift = 12, .size = 4 },

	}, {

		.clk	= {

			.name		= "sclk_mixer",

			.ctrlbit	= (1 << 6),
@@ -1108,6 +1081,42 @@ static struct clksrc_clk clk_sclk_mmc2 = { 
	.reg_div = { .reg = S5P_CLK_DIV3, .shift = 8, .size = 4 },

};



static struct clksrc_clk clk_sclk_spi0 = {

	.clk	= {

		.name		= "sclk_spi",

		.devname	= "s3c64xx-spi.0",

		.ctrlbit	= (1 << 4),

		.enable		= s5pc100_sclk0_ctrl,

	},

	.sources = &clk_src_group1,

	.reg_src = { .reg = S5P_CLK_SRC1, .shift = 4, .size = 2 },

	.reg_div = { .reg = S5P_CLK_DIV2, .shift = 4, .size = 4 },

};



static struct clksrc_clk clk_sclk_spi1 = {

	.clk	= {

		.name		= "sclk_spi",

		.devname	= "s3c64xx-spi.1",

		.ctrlbit	= (1 << 5),

		.enable		= s5pc100_sclk0_ctrl,

	},

	.sources = &clk_src_group1,

	.reg_src = { .reg = S5P_CLK_SRC1, .shift = 8, .size = 2 },

	.reg_div = { .reg = S5P_CLK_DIV2, .shift = 8, .size = 4 },

};



static struct clksrc_clk clk_sclk_spi2 = {

	.clk	= {

		.name		= "sclk_spi",

		.devname	= "s3c64xx-spi.2",

		.ctrlbit	= (1 << 6),

		.enable		= s5pc100_sclk0_ctrl,

	},

	.sources = &clk_src_group1,

	.reg_src = { .reg = S5P_CLK_SRC1, .shift = 12, .size = 2 },

	.reg_div = { .reg = S5P_CLK_DIV2, .shift = 12, .size = 4 },

};



/* Clock initialisation code */

static struct clksrc_clk *sysclks[] = {

	&clk_mout_apll,
@@ -1141,6 +1150,9 @@ static struct clk *clk_cdev[] = { 
	&clk_hsmmc0,

	&clk_hsmmc1,

	&clk_hsmmc2,

	&clk_48m_spi0,

	&clk_48m_spi1,

	&clk_48m_spi2,

};



static struct clksrc_clk *clksrc_cdev[] = {
@@ -1148,6 +1160,9 @@ static struct clksrc_clk *clksrc_cdev[] = { 
	&clk_sclk_mmc0,

	&clk_sclk_mmc1,

	&clk_sclk_mmc2,

	&clk_sclk_spi0,

	&clk_sclk_spi1,

	&clk_sclk_spi2,

};



void __init_or_cpufreq s5pc100_setup_clocks(void)
@@ -1298,6 +1313,13 @@ static struct clk_lookup s5pc100_clk_lookup[] = { 
	CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &clk_sclk_mmc0.clk),

	CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk),

	CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk),

	CLKDEV_INIT(NULL, "spi_busclk0", &clk_p),

	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_48m_spi0),

	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_sclk_spi0.clk),

	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_48m_spi1),

	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_sclk_spi1.clk),

	CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk1", &clk_48m_spi2),

	CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk2", &clk_sclk_spi2.clk),

};



void __init s5pc100_register_clocks(void)