Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f0057310 authored by Len Brown's avatar Len Brown
Browse files

tools/power turbostat: Decode MSR_MISC_PWR_MGMT



This MSR is helpful to show if P-state HW coordination
is enabled or disabled.

Signed-off-by: default avatarLen Brown <len.brown@intel.com>
parent 7f5c258e
Loading
Loading
Loading
Loading
+23 −0
Original line number Diff line number Diff line
@@ -2783,6 +2783,26 @@ void decode_misc_enable_msr(void)
			msr & (1 << 18) ? "MONITOR" : "");
}

/*
 * Decode MSR_MISC_PWR_MGMT
 *
 * Decode the bits according to the Nehalem documentation
 * bit[0] seems to continue to have same meaning going forward
 * bit[1] less so...
 */
void decode_misc_pwr_mgmt_msr(void)
{
	unsigned long long msr;

	if (!do_nhm_platform_info)
		return;

	if (!get_msr(base_cpu, MSR_MISC_PWR_MGMT, &msr))
		fprintf(stderr, "cpu%d: MSR_MISC_PWR_MGMT: 0x%08llx (%sable-EIST_Coordination %sable-EPB)\n",
			base_cpu, msr,
			msr & (1 << 0) ? "DIS" : "EN",
			msr & (1 << 1) ? "EN" : "DIS");
}

void process_cpuid()
{
@@ -2936,6 +2956,9 @@ void process_cpuid()
	do_slm_cstates = is_slm(family, model);
	do_knl_cstates  = is_knl(family, model);

	if (debug)
		decode_misc_pwr_mgmt_msr();

	rapl_probe(family, model);
	perf_limit_reasons_probe(family, model);