Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e0007c0c authored by wwang's avatar wwang Committed by Greg Kroah-Hartman
Browse files

staging: rts_pstor: modify initial card clock 



Modify initial card clock to avoid over spec

Signed-off-by: default avatarwwang <wei_wang@realsil.com.cn>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@suse.de>
parent 07e195fd

drivers/staging/rts_pstor/rtsx.c

+7 −7
Original line number Diff line number Diff line
@@ -824,13 +824,13 @@ static void rtsx_init_options(struct rtsx_chip *chip) 
	chip->fpga_ms_hg_clk = CLK_80;

	chip->fpga_ms_4bit_clk = CLK_80;

	chip->fpga_ms_1bit_clk = CLK_40;

	chip->asic_sd_sdr104_clk = 207;

	chip->asic_sd_sdr50_clk = 99;

	chip->asic_sd_ddr50_clk = 99;

	chip->asic_sd_hs_clk = 99;

	chip->asic_mmc_52m_clk = 99;

	chip->asic_ms_hg_clk = 119;

	chip->asic_ms_4bit_clk = 79;

	chip->asic_sd_sdr104_clk = 203;

	chip->asic_sd_sdr50_clk = 98;

	chip->asic_sd_ddr50_clk = 98;

	chip->asic_sd_hs_clk = 98;

	chip->asic_mmc_52m_clk = 98;

	chip->asic_ms_hg_clk = 117;

	chip->asic_ms_4bit_clk = 78;

	chip->asic_ms_1bit_clk = 39;

	chip->ssc_depth_sd_sdr104 = SSC_DEPTH_2M;

	chip->ssc_depth_sd_sdr50 = SSC_DEPTH_2M;