Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9370cd98 authored by Damien Lespiau's avatar Damien Lespiau Committed by Daniel Vetter
Browse files

drm/i915/skl: Implement WaDisablePartialResolveInVc 



Signed-off-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Reviewed-by: default avatarNick Hoath <nicholas.hoath@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 8d205494

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -1483,6 +1483,7 @@ enum skl_disp_power_wells { 
#define CACHE_MODE_1		0x7004 /* IVB+ */

#define   PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	(1<<6)

#define   GEN8_4x4_STC_OPTIMIZATION_DISABLE	(1<<6)

#define   GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE	(1<<1)



#define GEN6_BLITTER_ECOSKPD	0x221d0

#define   GEN6_BLITTER_LOCK_SHIFT			16

drivers/gpu/drm/i915/intel_ringbuffer.c

+3 −0
Original line number Diff line number Diff line
@@ -981,6 +981,9 @@ static int gen9_init_workarounds(struct intel_engine_cs *ring) 
	/* Wa4x4STCOptimizationDisable:skl */

	WA_SET_BIT_MASKED(CACHE_MODE_1, GEN8_4x4_STC_OPTIMIZATION_DISABLE);



	/* WaDisablePartialResolveInVc:skl */

	WA_SET_BIT_MASKED(CACHE_MODE_1, GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE);



	return 0;

}