Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 81a81ba9 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

ARM: dts: gose: Enable SCIF_CLK frequency and pins



Add and enable the external crystal for the SCIF_CLK and its pinctrl, to
be used by the Baud Rate Generator for External Clock (BRG) on (H)SCIF.

This increases the range and accuracy of supported baud rates.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 33ef9688
Loading
Loading
Loading
Loading
+13 −0
Original line number Diff line number Diff line
@@ -236,6 +236,9 @@
};

&pfc {
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

	i2c2_pins: i2c2 {
		renesas,groups = "i2c2";
		renesas,function = "i2c2";
@@ -256,6 +259,11 @@
		renesas,function = "scif1";
	};

	scif_clk_pins: scif_clk {
		renesas,groups = "scif_clk";
		renesas,function = "scif_clk";
	};

	ether_pins: ether {
		renesas,groups = "eth_link", "eth_mdio", "eth_rmii";
		renesas,function = "eth";
@@ -316,6 +324,11 @@
	status = "okay";
};

&scif_clk {
	clock-frequency = <14745600>;
	status = "okay";
};

&qspi {
	pinctrl-0 = <&qspi_pins>;
	pinctrl-names = "default";