Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7fd317f8 authored by Paul Mackerras's avatar Paul Mackerras Committed by Michael Ellerman
Browse files

powerpc/64: Add some more SPRs and SPR bits for POWER9 



These definitions will be needed by KVM.

Signed-off-by: default avatarPaul Mackerras <paulus@ozlabs.org>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent 6b243fcf

arch/powerpc/include/asm/reg.h

+5 −0
Original line number Diff line number Diff line
@@ -153,6 +153,8 @@ 
#define PSSCR_EC		0x00100000 /* Exit Criterion */

#define PSSCR_ESL		0x00200000 /* Enable State Loss */

#define PSSCR_SD		0x00400000 /* Status Disable */

#define PSSCR_PLS	0xf000000000000000 /* Power-saving Level Status */

#define PSSCR_GUEST_VIS	0xf0000000000003ff /* Guest-visible PSSCR fields */



/* Floating Point Status and Control Register (FPSCR) Fields */

#define FPSCR_FX	0x80000000	/* FPU exception summary */
@@ -236,6 +238,7 @@ 
#define SPRN_TEXASRU	0x83	/* ''	   ''	   ''	 Upper 32  */

#define   TEXASR_FS	__MASK(63-36) /* TEXASR Failure Summary */

#define SPRN_TFHAR	0x80	/* Transaction Failure Handler Addr */

#define SPRN_TIDR	144	/* Thread ID register */

#define SPRN_CTRLF	0x088

#define SPRN_CTRLT	0x098

#define   CTRL_CT	0xc0000000	/* current thread */
@@ -294,6 +297,7 @@ 
#define SPRN_HSRR1	0x13B	/* Hypervisor Save/Restore 1 */

#define SPRN_LMRR	0x32D	/* Load Monitor Region Register */

#define SPRN_LMSER	0x32E	/* Load Monitor Section Enable Register */

#define SPRN_ASDR	0x330	/* Access segment descriptor register */

#define SPRN_IC		0x350	/* Virtual Instruction Count */

#define SPRN_VTB	0x351	/* Virtual Time Base */

#define SPRN_LDBAR	0x352	/* LD Base Address Register */
@@ -357,6 +361,7 @@ 
#define     LPCR_PECE2		ASM_CONST(0x0000000000001000)	/* machine check etc can cause exit */

#define   LPCR_MER		ASM_CONST(0x0000000000000800)	/* Mediated External Exception */

#define   LPCR_MER_SH		11

#define	  LPCR_GTSE		ASM_CONST(0x0000000000000400)  	/* Guest Translation Shootdown Enable */

#define   LPCR_TC		ASM_CONST(0x0000000000000200)	/* Translation control */

#define   LPCR_LPES		0x0000000c

#define   LPCR_LPES0		ASM_CONST(0x0000000000000008)      /* LPAR Env selector 0 */