Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6d451367 authored by Hai Li's avatar Hai Li Committed by Stephen Boyd
Browse files

clk: qcom: Use parent rate when set rate to pixel RCG clock 



Since the parent rate has been recalculated, pixel RCG clock
should rely on it to find the correct M/N values during set_rate,
instead of calling __clk_round_rate() to its parent again.

Signed-off-by: default avatarHai Li <hali@codeaurora.org>
Tested-by: default avatarArchit Taneja <architt@codeaurora.org>
Fixes: 99cbd064 ("clk: qcom: Support display RCG clocks")
[sboyd@codeaurora.org: Silenced unused parent variable warning]
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent c76a024e

drivers/clk/qcom/clk-rcg2.c

+3 −6
Original line number Original line Diff line number Diff line
@@ -530,19 +530,16 @@ static int clk_pixel_set_rate(struct clk_hw *hw, unsigned long rate, 
	struct clk_rcg2 *rcg = to_clk_rcg2(hw);

	struct clk_rcg2 *rcg = to_clk_rcg2(hw);

	struct freq_tbl f = *rcg->freq_tbl;

	struct freq_tbl f = *rcg->freq_tbl;

	const struct frac_entry *frac = frac_table_pixel;

	const struct frac_entry *frac = frac_table_pixel;

	unsigned long request, src_rate;

	unsigned long request;

	int delta = 100000;

	int delta = 100000;

	u32 mask = BIT(rcg->hid_width) - 1;

	u32 mask = BIT(rcg->hid_width) - 1;

	u32 hid_div;

	u32 hid_div;

	int index = qcom_find_src_index(hw, rcg->parent_map, f.src);

	struct clk *parent = clk_get_parent_by_index(hw->clk, index);





	for (; frac->num; frac++) {

	for (; frac->num; frac++) {

		request = (rate * frac->den) / frac->num;

		request = (rate * frac->den) / frac->num;





		src_rate = __clk_round_rate(parent, request);

		if ((parent_rate < (request - delta)) ||

		if ((src_rate < (request - delta)) ||

			(parent_rate > (request + delta)))

			(src_rate > (request + delta)))

			continue;

			continue;





		regmap_read(rcg->clkr.regmap, rcg->cmd_rcgr + CFG_REG,

		regmap_read(rcg->clkr.regmap, rcg->cmd_rcgr + CFG_REG,