Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3a498606 authored by Sanjeev Bansal's avatar Sanjeev Bansal Committed by David S. Miller
Browse files

tg3: Add higher cpu clock for 5762. 



This patch has fix for TX timeout while running bi-directional
traffic with 100 Mbps using 5762.

Signed-off-by: default avatarSanjeev Bansal <sanjeevb.bansal@broadcom.com>
Signed-off-by: default avatarSiva Reddy Kallam <siva.kallam@broadcom.com>
Reviewed-by: default avatarMichael Chan <michael.chan@broadcom.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 0f2605fb

drivers/net/ethernet/broadcom/tg3.c

+9 −0
Original line number Diff line number Diff line
@@ -9294,6 +9294,15 @@ static int tg3_chip_reset(struct tg3 *tp) 


	tg3_restore_clk(tp);



	/* Increase the core clock speed to fix tx timeout issue for 5762

	 * with 100Mbps link speed.

	 */

	if (tg3_asic_rev(tp) == ASIC_REV_5762) {

		val = tr32(TG3_CPMU_CLCK_ORIDE_ENABLE);

		tw32(TG3_CPMU_CLCK_ORIDE_ENABLE, val |

		     TG3_CPMU_MAC_ORIDE_ENABLE);

	}



	/* Reprobe ASF enable state.  */

	tg3_flag_clear(tp, ENABLE_ASF);

	tp->phy_flags &= ~(TG3_PHYFLG_1G_ON_VAUX_OK |