Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 13a757db authored by Roy Spliet's avatar Roy Spliet Committed by Ben Skeggs
Browse files

drm/nouveau/bios/ramcfg: 10_02_40 -> DLLoff 



Signed-off-by: default avatarRoy Spliet <rspliet@eclipso.eu>
Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 7bb6d442

drivers/gpu/drm/nouveau/core/include/subdev/bios/ramcfg.h

+1 −1
Original line number Diff line number Diff line
@@ -43,7 +43,7 @@ struct nvbios_ramcfg { 
			unsigned ramcfg_10_02_08:1;

			unsigned ramcfg_10_02_10:1;

			unsigned ramcfg_10_02_20:1;

			unsigned ramcfg_10_02_40:1;

			unsigned ramcfg_10_DLLoff:1;

			unsigned ramcfg_10_03_0f:4;

			unsigned ramcfg_10_05:8;

			unsigned ramcfg_10_06:8;

drivers/gpu/drm/nouveau/core/subdev/bios/rammap.c

+1 −1
Original line number Diff line number Diff line
@@ -162,7 +162,7 @@ nvbios_rammapSp(struct nouveau_bios *bios, u32 data, 
		p->ramcfg_10_02_08 = (nv_ro08(bios, data + 0x02) & 0x08) >> 3;

		p->ramcfg_10_02_10 = (nv_ro08(bios, data + 0x02) & 0x10) >> 4;

		p->ramcfg_10_02_20 = (nv_ro08(bios, data + 0x02) & 0x20) >> 5;

		p->ramcfg_10_02_40 = (nv_ro08(bios, data + 0x02) & 0x40) >> 6;

		p->ramcfg_10_DLLoff = (nv_ro08(bios, data + 0x02) & 0x40) >> 6;

		p->ramcfg_10_03_0f = (nv_ro08(bios, data + 0x03) & 0x0f) >> 0;

		p->ramcfg_10_05    = (nv_ro08(bios, data + 0x05) & 0xff) >> 0;

		p->ramcfg_10_06    = (nv_ro08(bios, data + 0x06) & 0xff) >> 0;

drivers/gpu/drm/nouveau/core/subdev/fb/sddr2.c

+1 −1
Original line number Diff line number Diff line
@@ -66,7 +66,7 @@ nouveau_sddr2_calc(struct nouveau_ram *ram) 
	case 0x10:

		CL  = ram->next->bios.timing_10_CL;

		WR  = ram->next->bios.timing_10_WR;

		DLL = !ram->next->bios.ramcfg_10_02_40;

		DLL = !ram->next->bios.ramcfg_10_DLLoff;

		ODT = ram->next->bios.timing_10_ODT & 3;

		break;

	case 0x20:

drivers/gpu/drm/nouveau/core/subdev/fb/sddr3.c

+1 −1
Original line number Diff line number Diff line
@@ -80,7 +80,7 @@ nouveau_sddr3_calc(struct nouveau_ram *ram) 
		CWL = ram->next->bios.timing_10_CWL;

		CL  = ram->next->bios.timing_10_CL;

		WR  = ram->next->bios.timing_10_WR;

		DLL = !ram->next->bios.ramcfg_10_02_40;

		DLL = !ram->next->bios.ramcfg_10_DLLoff;

		ODT = ram->next->bios.timing_10_ODT;

		break;

	case 0x20: