Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fdf6fd22 authored by Takashi Yoshii's avatar Takashi Yoshii Committed by Simon Horman
Browse files

ARM: shmobile: emev2: Add clock tree description in DT 



Add minimum clock tree description to .dts file.
This provides same set of clocks as current sh-clkfwk version .c
code does.

Signed-off-by: default avatarTakashi Yoshii <takasi-y@ops.dti.ne.jp>
Acked-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent f56d51fc

arch/arm/boot/dts/emev2.dtsi

+84 −0
Original line number Diff line number Diff line
@@ -52,34 +52,118 @@ 
			     <0 121 4>;

	};



	smu@e0110000 {

		compatible = "renesas,emev2-smu";

		reg = <0xe0110000 0x10000>;

		#address-cells = <2>;

		#size-cells = <0>;



		c32ki: c32ki {

			compatible = "fixed-clock";

			clock-frequency = <32768>;

			#clock-cells = <0>;

		};

		pll3_fo: pll3_fo {

			compatible = "fixed-factor-clock";

			clocks = <&c32ki>;

			clock-div = <1>;

			clock-mult = <7000>;

			#clock-cells = <0>;

		};

		usia_u0_sclkdiv: usia_u0_sclkdiv {

			compatible = "renesas,emev2-smu-clkdiv";

			reg = <0x610 0>;

			clocks = <&pll3_fo>;

			#clock-cells = <0>;

		};

		usib_u1_sclkdiv: usib_u1_sclkdiv {

			compatible = "renesas,emev2-smu-clkdiv";

			reg = <0x65c 0>;

			clocks = <&pll3_fo>;

			#clock-cells = <0>;

		};

		usib_u2_sclkdiv: usib_u2_sclkdiv {

			compatible = "renesas,emev2-smu-clkdiv";

			reg = <0x65c 16>;

			clocks = <&pll3_fo>;

			#clock-cells = <0>;

		};

		usib_u3_sclkdiv: usib_u3_sclkdiv {

			compatible = "renesas,emev2-smu-clkdiv";

			reg = <0x660 0>;

			clocks = <&pll3_fo>;

			#clock-cells = <0>;

		};

		usia_u0_sclk: usia_u0_sclk {

			compatible = "renesas,emev2-smu-gclk";

			reg = <0x4a0 1>;

			clocks = <&usia_u0_sclkdiv>;

			#clock-cells = <0>;

		};

		usib_u1_sclk: usib_u1_sclk {

			compatible = "renesas,emev2-smu-gclk";

			reg = <0x4b8 1>;

			clocks = <&usib_u1_sclkdiv>;

			#clock-cells = <0>;

		};

		usib_u2_sclk: usib_u2_sclk {

			compatible = "renesas,emev2-smu-gclk";

			reg = <0x4bc 1>;

			clocks = <&usib_u2_sclkdiv>;

			#clock-cells = <0>;

		};

		usib_u3_sclk: usib_u3_sclk {

			compatible = "renesas,emev2-smu-gclk";

			reg = <0x4c0 1>;

			clocks = <&usib_u3_sclkdiv>;

			#clock-cells = <0>;

		};

		sti_sclk: sti_sclk {

			compatible = "renesas,emev2-smu-gclk";

			reg = <0x528 1>;

			clocks = <&c32ki>;

			#clock-cells = <0>;

		};

	};



	sti@e0180000 {

		compatible = "renesas,em-sti";

		reg = <0xe0180000 0x54>;

		interrupts = <0 125 0>;

		clocks = <&sti_sclk>;

		clock-names = "sclk";

	};



	uart@e1020000 {

		compatible = "renesas,em-uart";

		reg = <0xe1020000 0x38>;

		interrupts = <0 8 0>;

		clocks = <&usia_u0_sclk>;

		clock-names = "sclk";

	};



	uart@e1030000 {

		compatible = "renesas,em-uart";

		reg = <0xe1030000 0x38>;

		interrupts = <0 9 0>;

		clocks = <&usib_u1_sclk>;

		clock-names = "sclk";

	};



	uart@e1040000 {

		compatible = "renesas,em-uart";

		reg = <0xe1040000 0x38>;

		interrupts = <0 10 0>;

		clocks = <&usib_u2_sclk>;

		clock-names = "sclk";

	};



	uart@e1050000 {

		compatible = "renesas,em-uart";

		reg = <0xe1050000 0x38>;

		interrupts = <0 11 0>;

		clocks = <&usib_u3_sclk>;

		clock-names = "sclk";

	};



	gpio0: gpio@e0050000 {