Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit fc31c4e3 authored by Evan Wang's avatar Evan Wang Committed by Lorenzo Pieralisi
Browse files

PCI: aardvark: Fix PCIe Max Read Request Size setting



There is an obvious typo issue in the definition of the PCIe maximum
read request size: a bit shift is directly used as a value, while it
should be used to shift the correct value.

Fixes: 8c39d710 ("PCI: aardvark: Add Aardvark PCI host controller driver")
Cc: <stable@vger.kernel.org>
Signed-off-by: default avatarEvan Wang <xswang@marvell.com>
Reviewed-by: default avatarVictor Gu <xigu@marvell.com>
Reviewed-by: default avatarNadav Haklai <nadavh@marvell.com>
[Thomas: tweak commit log.]
Signed-off-by: default avatarThomas Petazzoni <thomas.petazzoni@bootlin.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
parent 3430f924
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment