Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f501a7e5 authored by Frank Min's avatar Frank Min Committed by Alex Deucher
Browse files

drm/amdgpu:fw bo should be in VRAM for SRIOV 



for GTT memory SMC can only access it within PF space, which is not
used for SRIOV case, thus for SRIOV case, we let SMC use FB space for
ucode bo.

Signed-off-by: default avatarFrank Min <frank.min@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 01ab960d

drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c

+4 −2
Original line number Diff line number Diff line
@@ -247,7 +247,8 @@ int amdgpu_ucode_init_bo(struct amdgpu_device *adev) 
	const struct common_firmware_header *header = NULL;



	err = amdgpu_bo_create(adev, adev->firmware.fw_size, PAGE_SIZE, true,

			       AMDGPU_GEM_DOMAIN_GTT, 0, NULL, NULL, bo);

				amdgpu_sriov_vf(adev) ? AMDGPU_GEM_DOMAIN_VRAM : AMDGPU_GEM_DOMAIN_GTT,

				0, NULL, NULL, bo);

	if (err) {

		dev_err(adev->dev, "(%d) Firmware buffer allocate failed\n", err);

		goto failed;
@@ -259,7 +260,8 @@ int amdgpu_ucode_init_bo(struct amdgpu_device *adev) 
		goto failed_reserve;

	}



	err = amdgpu_bo_pin(*bo, AMDGPU_GEM_DOMAIN_GTT, &fw_mc_addr);

	err = amdgpu_bo_pin(*bo, amdgpu_sriov_vf(adev) ? AMDGPU_GEM_DOMAIN_VRAM : AMDGPU_GEM_DOMAIN_GTT,

				&fw_mc_addr);

	if (err) {

		dev_err(adev->dev, "(%d) Firmware buffer pin failed\n", err);

		goto failed_pin;