Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f0c71718 authored by Julien CHAUVEAU's avatar Julien CHAUVEAU Committed by Heiko Stuebner
Browse files

clk: rockchip: fix parent clock for rk3188 hclk_lcdc1 



The parent clock for hclk_lcdc1 was set to aclk_cpu instead of hclk_cpu.

Signed-off-by: default avatarJulien CHAUVEAU <julien.chauveau@neo-technologies.fr>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 29e94468

drivers/clk/rockchip/clk-rk3188.c

+1 −1
Original line number Diff line number Diff line
@@ -410,7 +410,7 @@ static struct rockchip_clk_branch common_clk_branches[] __initdata = { 
	/* hclk_ahb2apb is part of a clk branch */

	GATE(0, "hclk_vio_bus", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 12, GFLAGS),

	GATE(HCLK_LCDC0, "hclk_lcdc0", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 1, GFLAGS),

	GATE(HCLK_LCDC1, "hclk_lcdc1", "aclk_cpu", 0, RK2928_CLKGATE_CON(6), 2, GFLAGS),

	GATE(HCLK_LCDC1, "hclk_lcdc1", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 2, GFLAGS),

	GATE(HCLK_CIF0, "hclk_cif0", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 4, GFLAGS),

	GATE(HCLK_IPP, "hclk_ipp", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 9, GFLAGS),

	GATE(HCLK_RGA, "hclk_rga", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),