Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ea3c023e authored by James Hogan's avatar James Hogan Committed by Ralf Baechle
Browse files

IRQCHIP: mips-gic: Add missing definitions for FDC IRQ 



Add missing VPE_PEND, VPE_RMASK and VPE_SMASK definitions for the local
FDC interrupt.

These local interrupt definitions aren't directly used, but if they
exist they should be complete.

Signed-off-by: default avatarJames Hogan <james.hogan@imgtec.com>
Cc: Andrew Bresticker <abrestic@chromium.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Jason Cooper <jason@lakedaemon.net>
Cc: linux-mips@linux-mips.org
Reviewed-by: default avatarAndrew Bresticker <abrestic@chromium.org>
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/9127/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 7e3e6cb2

include/linux/irqchip/mips-gic.h

+6 −0
Original line number Diff line number Diff line
@@ -165,6 +165,8 @@ 
#define GIC_VPE_PEND_SWINT0_MSK		(MSK(1) << GIC_VPE_PEND_SWINT0_SHF)

#define GIC_VPE_PEND_SWINT1_SHF		5

#define GIC_VPE_PEND_SWINT1_MSK		(MSK(1) << GIC_VPE_PEND_SWINT1_SHF)

#define GIC_VPE_PEND_FDC_SHF		6

#define GIC_VPE_PEND_FDC_MSK		(MSK(1) << GIC_VPE_PEND_FDC_SHF)



/* GIC_VPE_RMASK Masks */

#define GIC_VPE_RMASK_WD_SHF		0
@@ -179,6 +181,8 @@ 
#define GIC_VPE_RMASK_SWINT0_MSK	(MSK(1) << GIC_VPE_RMASK_SWINT0_SHF)

#define GIC_VPE_RMASK_SWINT1_SHF	5

#define GIC_VPE_RMASK_SWINT1_MSK	(MSK(1) << GIC_VPE_RMASK_SWINT1_SHF)

#define GIC_VPE_RMASK_FDC_SHF		6

#define GIC_VPE_RMASK_FDC_MSK		(MSK(1) << GIC_VPE_RMASK_FDC_SHF)



/* GIC_VPE_SMASK Masks */

#define GIC_VPE_SMASK_WD_SHF		0
@@ -193,6 +197,8 @@ 
#define GIC_VPE_SMASK_SWINT0_MSK	(MSK(1) << GIC_VPE_SMASK_SWINT0_SHF)

#define GIC_VPE_SMASK_SWINT1_SHF	5

#define GIC_VPE_SMASK_SWINT1_MSK	(MSK(1) << GIC_VPE_SMASK_SWINT1_SHF)

#define GIC_VPE_SMASK_FDC_SHF		6

#define GIC_VPE_SMASK_FDC_MSK		(MSK(1) << GIC_VPE_SMASK_FDC_SHF)



/* GIC nomenclature for Core Interrupt Pins. */

#define GIC_CPU_INT0		0 /* Core Interrupt 2 */