Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dfdf1b4f authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Drop WaDisableRCZUnitClockGating:hsw 



WaDisableRCZUnitClockGating was needed with early HSW steppings only.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarRodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 1b80a19a

drivers/gpu/drm/i915/intel_pm.c

+0 −5
Original line number Diff line number Diff line
@@ -4765,11 +4765,6 @@ static void haswell_init_clock_gating(struct drm_device *dev) 


	ilk_init_lp_watermarks(dev);



	/* According to the spec, bit 13 (RCZUNIT) must be set on IVB.

	 * This implements the WaDisableRCZUnitClockGating:hsw workaround.

	 */

	I915_WRITE(GEN6_UCGCTL2, GEN6_RCZUNIT_CLOCK_GATE_DISABLE);



	/* WaApplyL3ControlAndL3ChickenMode:hsw */

	I915_WRITE(GEN7_L3CNTLREG1,

			GEN7_WA_FOR_GEN7_L3_CONTROL);