Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit de9c8a6a authored by David S. Miller's avatar David S. Miller
Browse files

Merge branch 'hns3-dcb' 

Yunsheng Lin says:

====================
Add support for DCB feature in hns3 driver

The patchset contains some enhancement related to DCB before
adding support for DCB feature.

This patchset depends on the following patchset:
https://patchwork.ozlabs.org/cover/815646/
https://patchwork.ozlabs.org/cover/816145/



High Level Architecture:

                   [ lldpad ]
                       |
                       |
                       |
                 [ hns3_dcbnl ]
                       |
                       |
                       |
                 [ hclge_dcb ]
                   /      \
                /            \
             /                  \
     [ hclge_main ]        [ hclge_tm ]

Current patch-set support following functionality:
   Use of lldptool to configure the tc schedule mode, tc
   bandwidth(if schedule mode is ETS), prio_tc_map and
   PFC parameter.

V3: Drop mqprio support

V2: Fix for not defining variables in local loop.

V1: Initial Submit.
====================

Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parents 6ade97da 9df8f79a

drivers/net/ethernet/hisilicon/Kconfig

+9 −0
Original line number Diff line number Diff line
@@ -103,4 +103,13 @@ config HNS3_ENET 
	  family of SoCs. This module depends upon HNAE3 driver to access the HNAE3

	  devices and their associated operations.



config HNS3_DCB

	bool "Hisilicon HNS3 Data Center Bridge Support"

	default n

	depends on HNS3 && HNS3_HCLGE && DCB

	---help---

	  Say Y here if you want to use Data Center Bridging (DCB) in the HNS3 driver.



	  If unsure, say N.



endif # NET_VENDOR_HISILICON

drivers/net/ethernet/hisilicon/hns3/hnae3.h

+17 −0
Original line number Diff line number Diff line
@@ -28,6 +28,7 @@ 
 */



#include <linux/acpi.h>

#include <linux/dcbnl.h>

#include <linux/delay.h>

#include <linux/device.h>

#include <linux/module.h>
@@ -131,6 +132,7 @@ struct hnae3_client_ops { 
	int (*init_instance)(struct hnae3_handle *handle);

	void (*uninit_instance)(struct hnae3_handle *handle, bool reset);

	void (*link_status_change)(struct hnae3_handle *handle, bool state);

	int (*setup_tc)(struct hnae3_handle *handle, u8 tc);

};



#define HNAE3_CLIENT_NAME_LENGTH 16
@@ -363,6 +365,20 @@ struct hnae3_ae_ops { 
				  u16 vlan, u8 qos, __be16 proto);

};



struct hnae3_dcb_ops {

	/* IEEE 802.1Qaz std */

	int (*ieee_getets)(struct hnae3_handle *, struct ieee_ets *);

	int (*ieee_setets)(struct hnae3_handle *, struct ieee_ets *);

	int (*ieee_getpfc)(struct hnae3_handle *, struct ieee_pfc *);

	int (*ieee_setpfc)(struct hnae3_handle *, struct ieee_pfc *);



	/* DCBX configuration */

	u8   (*getdcbx)(struct hnae3_handle *);

	u8   (*setdcbx)(struct hnae3_handle *, u8);



	int (*map_update)(struct hnae3_handle *);

};



struct hnae3_ae_algo {

	const struct hnae3_ae_ops *ops;

	struct list_head node;
@@ -394,6 +410,7 @@ struct hnae3_knic_private_info { 


	u16 num_tqps;		  /* total number of TQPs in this handle */

	struct hnae3_queue **tqp;  /* array base of all TQPs in this instance */

	const struct hnae3_dcb_ops *dcb_ops;

};



struct hnae3_roce_private_info {

drivers/net/ethernet/hisilicon/hns3/hns3pf/Makefile

+4 −0
Original line number Diff line number Diff line
@@ -7,5 +7,9 @@ ccflags-y := -Idrivers/net/ethernet/hisilicon/hns3 
obj-$(CONFIG_HNS3_HCLGE) += hclge.o

hclge-objs = hclge_main.o hclge_cmd.o hclge_mdio.o hclge_tm.o



hclge-$(CONFIG_HNS3_DCB) += hclge_dcb.o



obj-$(CONFIG_HNS3_ENET) += hns3.o

hns3-objs = hns3_enet.o hns3_ethtool.o



hns3-$(CONFIG_HNS3_DCB) += hns3_dcbnl.o

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h

+6 −0
Original line number Diff line number Diff line
@@ -311,6 +311,7 @@ struct hclge_tc_thrd { 
struct hclge_priv_buf {

	struct hclge_waterline wl;	/* Waterline for low and high*/

	u32 buf_size;	/* TC private buffer size */

	u32 tx_buf_size;

	u32 enable;	/* Enable TC private buffer or not */

};
@@ -321,6 +322,11 @@ struct hclge_shared_buf { 
	u32 buf_size;

};



struct hclge_pkt_buf_alloc {

	struct hclge_priv_buf priv_buf[HCLGE_MAX_TC_NUM];

	struct hclge_shared_buf s_buf;

};



#define HCLGE_RX_COM_WL_EN_B	15

struct hclge_rx_com_wl_buf {

	__le16 high_wl;

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_dcb.c

0 → 100644
+304 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2016-2017 Hisilicon Limited.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */



#include "hclge_main.h"

#include "hclge_tm.h"

#include "hnae3.h"



#define BW_PERCENT	100



static int hclge_ieee_ets_to_tm_info(struct hclge_dev *hdev,

				     struct ieee_ets *ets)

{

	u8 i;



	for (i = 0; i < HNAE3_MAX_TC; i++) {

		switch (ets->tc_tsa[i]) {

		case IEEE_8021QAZ_TSA_STRICT:

			hdev->tm_info.tc_info[i].tc_sch_mode =

				HCLGE_SCH_MODE_SP;

			hdev->tm_info.pg_info[0].tc_dwrr[i] = 0;

			break;

		case IEEE_8021QAZ_TSA_ETS:

			hdev->tm_info.tc_info[i].tc_sch_mode =

				HCLGE_SCH_MODE_DWRR;

			hdev->tm_info.pg_info[0].tc_dwrr[i] =

				ets->tc_tx_bw[i];

			break;

		default:

			/* Hardware only supports SP (strict priority)

			 * or ETS (enhanced transmission selection)

			 * algorithms, if we receive some other value

			 * from dcbnl, then throw an error.

			 */

			return -EINVAL;

		}

	}



	return hclge_tm_prio_tc_info_update(hdev, ets->prio_tc);

}



static void hclge_tm_info_to_ieee_ets(struct hclge_dev *hdev,

				      struct ieee_ets *ets)

{

	u32 i;



	memset(ets, 0, sizeof(*ets));

	ets->willing = 1;

	ets->ets_cap = hdev->tc_max;



	for (i = 0; i < HNAE3_MAX_TC; i++) {

		ets->prio_tc[i] = hdev->tm_info.prio_tc[i];

		ets->tc_tx_bw[i] = hdev->tm_info.pg_info[0].tc_dwrr[i];



		if (hdev->tm_info.tc_info[i].tc_sch_mode ==

		    HCLGE_SCH_MODE_SP)

			ets->tc_tsa[i] = IEEE_8021QAZ_TSA_STRICT;

		else

			ets->tc_tsa[i] = IEEE_8021QAZ_TSA_ETS;

	}

}



/* IEEE std */

static int hclge_ieee_getets(struct hnae3_handle *h, struct ieee_ets *ets)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;



	hclge_tm_info_to_ieee_ets(hdev, ets);



	return 0;

}



static int hclge_ets_validate(struct hclge_dev *hdev, struct ieee_ets *ets,

			      u8 *tc, bool *changed)

{

	u32 total_ets_bw = 0;

	u8 max_tc = 0;

	u8 i;



	for (i = 0; i < HNAE3_MAX_TC; i++) {

		if (ets->prio_tc[i] >= hdev->tc_max ||

		    i >= hdev->tc_max)

			return -EINVAL;



		if (ets->prio_tc[i] != hdev->tm_info.prio_tc[i])

			*changed = true;



		if (ets->prio_tc[i] > max_tc)

			max_tc = ets->prio_tc[i];



		switch (ets->tc_tsa[i]) {

		case IEEE_8021QAZ_TSA_STRICT:

			if (hdev->tm_info.tc_info[i].tc_sch_mode !=

				HCLGE_SCH_MODE_SP)

				*changed = true;

			break;

		case IEEE_8021QAZ_TSA_ETS:

			if (hdev->tm_info.tc_info[i].tc_sch_mode !=

				HCLGE_SCH_MODE_DWRR)

				*changed = true;



			total_ets_bw += ets->tc_tx_bw[i];

		break;

		default:

			return -EINVAL;

		}

	}



	if (total_ets_bw != BW_PERCENT)

		return -EINVAL;



	*tc = max_tc + 1;

	if (*tc != hdev->tm_info.num_tc)

		*changed = true;



	return 0;

}



static int hclge_map_update(struct hnae3_handle *h)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;

	int ret;



	ret = hclge_tm_map_cfg(hdev);

	if (ret)

		return ret;



	ret = hclge_tm_schd_mode_hw(hdev);

	if (ret)

		return ret;



	ret = hclge_pause_setup_hw(hdev);

	if (ret)

		return ret;



	ret = hclge_buffer_alloc(hdev);

	if (ret)

		return ret;



	return hclge_rss_init_hw(hdev);

}



static int hclge_client_setup_tc(struct hclge_dev *hdev)

{

	struct hclge_vport *vport = hdev->vport;

	struct hnae3_client *client;

	struct hnae3_handle *handle;

	int ret;

	u32 i;



	for (i = 0; i < hdev->num_vmdq_vport + 1; i++) {

		handle = &vport[i].nic;

		client = handle->client;



		if (!client || !client->ops || !client->ops->setup_tc)

			continue;



		ret = client->ops->setup_tc(handle, hdev->tm_info.num_tc);

		if (ret)

			return ret;

	}



	return 0;

}



static int hclge_ieee_setets(struct hnae3_handle *h, struct ieee_ets *ets)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;

	bool map_changed = false;

	u8 num_tc = 0;

	int ret;



	if (!(hdev->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))

		return -EINVAL;



	ret = hclge_ets_validate(hdev, ets, &num_tc, &map_changed);

	if (ret)

		return ret;



	hclge_tm_schd_info_update(hdev, num_tc);



	ret = hclge_ieee_ets_to_tm_info(hdev, ets);

	if (ret)

		return ret;



	if (map_changed) {

		ret = hclge_client_setup_tc(hdev);

		if (ret)

			return ret;

	}



	return hclge_tm_dwrr_cfg(hdev);

}



static int hclge_ieee_getpfc(struct hnae3_handle *h, struct ieee_pfc *pfc)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;

	u8 i, j, pfc_map, *prio_tc;



	memset(pfc, 0, sizeof(*pfc));

	pfc->pfc_cap = hdev->pfc_max;

	prio_tc = hdev->tm_info.prio_tc;

	pfc_map = hdev->tm_info.hw_pfc_map;



	/* Pfc setting is based on TC */

	for (i = 0; i < hdev->tm_info.num_tc; i++) {

		for (j = 0; j < HNAE3_MAX_USER_PRIO; j++) {

			if ((prio_tc[j] == i) && (pfc_map & BIT(i)))

				pfc->pfc_en |= BIT(j);

		}

	}



	return 0;

}



static int hclge_ieee_setpfc(struct hnae3_handle *h, struct ieee_pfc *pfc)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;

	u8 i, j, pfc_map, *prio_tc;



	if (!(hdev->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))

		return -EINVAL;



	prio_tc = hdev->tm_info.prio_tc;

	pfc_map = 0;



	for (i = 0; i < hdev->tm_info.num_tc; i++) {

		for (j = 0; j < HNAE3_MAX_USER_PRIO; j++) {

			if ((prio_tc[j] == i) && (pfc->pfc_en & BIT(j))) {

				pfc_map |= BIT(i);

				break;

			}

		}

	}



	if (pfc_map == hdev->tm_info.hw_pfc_map)

		return 0;



	hdev->tm_info.hw_pfc_map = pfc_map;



	return hclge_pause_setup_hw(hdev);

}



/* DCBX configuration */

static u8 hclge_getdcbx(struct hnae3_handle *h)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;



	return hdev->dcbx_cap;

}



static u8 hclge_setdcbx(struct hnae3_handle *h, u8 mode)

{

	struct hclge_vport *vport = hclge_get_vport(h);

	struct hclge_dev *hdev = vport->back;



	/* No support for LLD_MANAGED modes or CEE */

	if ((mode & DCB_CAP_DCBX_LLD_MANAGED) ||

	    (mode & DCB_CAP_DCBX_VER_CEE) ||

	    !(mode & DCB_CAP_DCBX_HOST))

		return 1;



	hdev->dcbx_cap = mode;



	return 0;

}



static const struct hnae3_dcb_ops hns3_dcb_ops = {

	.ieee_getets	= hclge_ieee_getets,

	.ieee_setets	= hclge_ieee_setets,

	.ieee_getpfc	= hclge_ieee_getpfc,

	.ieee_setpfc	= hclge_ieee_setpfc,

	.getdcbx	= hclge_getdcbx,

	.setdcbx	= hclge_setdcbx,

	.map_update	= hclge_map_update,

};



void hclge_dcb_ops_set(struct hclge_dev *hdev)

{

	struct hclge_vport *vport = hdev->vport;

	struct hnae3_knic_private_info *kinfo;



	/* Hdev does not support DCB or vport is

	 * not a pf, then dcb_ops is not set.

	 */

	if (!hnae3_dev_dcb_supported(hdev) ||

	    vport->vport_id != 0)

		return;



	kinfo = &vport->nic.kinfo;

	kinfo->dcb_ops = &hns3_dcb_ops;

	hdev->dcbx_cap = DCB_CAP_DCBX_VER_IEEE | DCB_CAP_DCBX_HOST;

}