Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d1d3b978 authored by Thierry Reding's avatar Thierry Reding Committed by Stephen Warren
Browse files

ARM: tegra: Add Tegra30 host1x clock support 



Setup the clock parents for the two display controllers and HDMI.

Signed-off-by: default avatarThierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent 2acc1fc2

arch/arm/mach-tegra/tegra30_clocks_data.c

+3 −2
Original line number Diff line number Diff line
@@ -1298,8 +1298,6 @@ struct clk_duplicate tegra_clk_duplicates[] = { 
	CLK_DUPLICATE("usbd", "utmip-pad", NULL),

	CLK_DUPLICATE("usbd", "tegra-ehci.0", NULL),

	CLK_DUPLICATE("usbd", "tegra-otg", NULL),

	CLK_DUPLICATE("hdmi", "tegradc.0", "hdmi"),

	CLK_DUPLICATE("hdmi", "tegradc.1", "hdmi"),

	CLK_DUPLICATE("dsib", "tegradc.0", "dsib"),

	CLK_DUPLICATE("dsia", "tegradc.1", "dsia"),

	CLK_DUPLICATE("bsev", "tegra-avp", "bsev"),
@@ -1337,6 +1335,9 @@ struct clk_duplicate tegra_clk_duplicates[] = { 
	CLK_DUPLICATE("pll_p_out3", "tegra-i2c.2", "fast-clk"),

	CLK_DUPLICATE("pll_p_out3", "tegra-i2c.3", "fast-clk"),

	CLK_DUPLICATE("pll_p_out3", "tegra-i2c.4", "fast-clk"),

	CLK_DUPLICATE("pll_p", "tegradc.0", "parent"),

	CLK_DUPLICATE("pll_p", "tegradc.1", "parent"),

	CLK_DUPLICATE("pll_d2_out0", "hdmi", "parent"),

};



struct clk *tegra_ptr_clks[] = {