Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ce7f1545 authored by Cyrill Gorcunov's avatar Cyrill Gorcunov Committed by Ingo Molnar
Browse files

perf, x86: P4 PMU -- add missing bit in CCCR mask 



Should be there for the sake of RAW events.

Signed-off-by: default avatarCyrill Gorcunov <gorcunov@openvz.org>
CC: Lin Ming <ming.m.lin@intel.com>
CC: Peter Zijlstra <a.p.zijlstra@chello.nl>
CC: Frederic Weisbecker <fweisbec@gmail.com>
LKML-Reference: <20100518212439.354345151@openvz.org>
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
parent 9d36dfcf

arch/x86/include/asm/perf_event_p4.h

+2 −1
Original line number Diff line number Diff line
@@ -89,7 +89,8 @@ 
	P4_CCCR_ENABLE)



/* HT mask */

#define P4_CCCR_MASK_HT	(P4_CCCR_MASK | P4_CCCR_THREAD_ANY)

#define P4_CCCR_MASK_HT				\

	(P4_CCCR_MASK | P4_CCCR_OVF_PMI_T1 | P4_CCCR_THREAD_ANY)



#define P4_GEN_ESCR_EMASK(class, name, bit)	\

	class##__##name = ((1 << bit) << P4_ESCR_EVENTMASK_SHIFT)