Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cc2f5a8a authored by Stephane Eranian's avatar Stephane Eranian Committed by Ingo Molnar
Browse files

perf: Fix comments in PERF_MEM_LVL bitmask 



This small patch fixes a mistake in the comments
for the PERF_MEM_LVL_* events. The L2, L3 bits simply
represent cache levels, not hits or misses. That is
encoded in PERF_MEM_LVL_MISS/PERF_MEM_LVL_HIT.

Signed-off-by: default avatarStephane Eranian <eranian@google.com>
Cc: peterz@infradead.org
Cc: jolsa@redhat.com
Link: http://lkml.kernel.org/r/20130405144941.GA30503@quad


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 52980189

include/uapi/linux/perf_event.h

+2 −2
Original line number Diff line number Diff line
@@ -645,8 +645,8 @@ union perf_mem_data_src { 
#define PERF_MEM_LVL_MISS	0x04  /* miss level  */

#define PERF_MEM_LVL_L1		0x08  /* L1 */

#define PERF_MEM_LVL_LFB	0x10  /* Line Fill Buffer */

#define PERF_MEM_LVL_L2		0x20  /* L2 hit */

#define PERF_MEM_LVL_L3		0x40  /* L3 hit */

#define PERF_MEM_LVL_L2		0x20  /* L2 */

#define PERF_MEM_LVL_L3		0x40  /* L3 */

#define PERF_MEM_LVL_LOC_RAM	0x80  /* Local DRAM */

#define PERF_MEM_LVL_REM_RAM1	0x100 /* Remote DRAM (1 hop) */

#define PERF_MEM_LVL_REM_RAM2	0x200 /* Remote DRAM (2 hops) */